











**DLPA3000** 

ZHCSE87 - OCTOBER 2015

# DLPA3000 电源管理集成电路 (PMIC) 和高电流 LED 驱动器 IC

# 1 特性

- 高效、高电流红-绿-蓝三色 (RGB) LED 驱动器
- 集成降压转换器,支持高达 6A的 LED 驱动器电流
- RGB MOSFET 开关,支持通道选择,导通电阻极低
- 每个通道具有 10 位可编程电流
- 提供用于选择颜色顺序 RGB LED 的输入
- 可生成数字微镜器件 (DMD) 高电压电源
- 配有两个高效降压转换器,用于生成 DLPC343x 和 DMD 电源
- 配有三个高效 8 位可编程降压转换器,用于 FAN 驱动器应用或常规电源(目前支持 PWR6,未来将 支持其他电源)
- 两个 LDO, 用于提供辅助电压
- 模拟 MUX,用于测量内部和外部节点(例如热敏 电阻和基准电平)
- 监视/保护: 热关断、热模、电池低电量以及欠压锁定

### 2 应用

便携式 DLP<sup>®</sup> Pico™ 投影仪的电源管理和 LED 驱动器 IC

# 3 说明

DLPA3000 是一款高度集成的电源管理 IC, 针对 DLP Pico 投影仪系统进行了优化。 该器件主要针对数百流明的辅助照明应用。

DLPA3000 采用集成式高效降压转换器,可支持多个 LED 投影仪,并且能够使每个 LED 的电流高达 6A。 其顶部配有一个低电阻 RGB 开关,支持红色、绿色和蓝色 LED 排序。 DLPA3000 包含五个降压转换器,其中两个专用于 DLPC 低压电源。 另有一个专用于稳压电源,为 DMD 生成三个时序关键型直流电

源: V<sub>BIAS</sub>、V<sub>RST</sub>和 V<sub>OFS</sub>。

DLPA3000 包含多个辅助块,可灵活使用。 因此可以量身定制 Pico 投影仪系统。 三个 8 位可编程降压转换器 (尚未全部支持) 可用于驱动投影仪 FAN 等或提供辅助电源线。 两个 LDO 可用于提供至多 200mA 的低电流。 这两个 LDO 预定义为 2.5V 和 3.3V。


DLPA3000 的所有块均可通过 SPI 寻址。 此外,该器件还包含以下特性: 生成系统复位,电源排序,用于顺序选择活动 LED 的输入信号,IC 自我保护以及用于将模拟信息传送到外部 ADC 的模拟 MUX。

器件信息(1)

	нн 11 1н	<b>,</b> C,
部件号	封装	封装尺寸 (标称值)
DLPA3000	HTQFP (100)	14.00mm x 14.00mm

(1) 要了解所有可用封装,请见数据表末尾的可订购产品附录。

## 框图





# 目录


2 应说修 3 说修 5 Pill 6 Sp 6.3 6.4 6.6 6.6	2 ESD Ratings       8         3 Recommended Operating Conditions       8         4 Thermal Information       8         5 Electrical Characteristics       9         6 SPI Timing Parameters       15         stailed Description       16         1 Overview       16         2 Functional Block Diagram       16	9 10	Application and Implementation       5         8.1 Application Information       5         8.2 Typical Applications       5         Power Supply Recommendations       6         Layout       6         10.1 Layout Guidelines       6         10.2 Layout Example       6         10.3 SPI Connections       6         10.4 R <sub>LIM</sub> Routing       6         10.5 LED Connection       6         10.6 Thermal Considerations       6         器件和文档支持       6         11.1 器件支持       6         11.2 相关链接       6         11.3 社区资源       6         11.4 商标       6	57 57 50 51 61 62 63 65 68 68 68 68
7.2	2 Functional Block Diagram       16         3 Feature Description       16         4 Device Functional Modes       45	12	11.3 社区资源	68 69 69

# 4 修订历史记录

日期	修订版本	注释
2015 年 10 月	*	首次发布。



# 5 Pin Configuration and Functions





# **Pin Functions**

PIN			Pin Functions
NAME	NO.	I/O	DESCRIPTION
N/C	1	_	No connect
DRST_LS_IND	2	I/O	Connection for the DMD SMPS-inductor (low-side switch).
DRST_5P5V	3	0	Filter pin for LDO DMD. Power supply for internal DMD reset regulator, typical 5.5 V.
DRST_PGND	4	GND	Power ground for DMD SMPS. Connect to ground plane.
DRST_VIN	5	POWER	Power supply input for LDO DMD. Connect to system power.
DRST_HS_IND	6	I/O	Connection for the DMD SMPS-inductor (high-side switch).
ILLUM_5P5 V	7	0	Filter pin for LDO ILLUM. Power supply for internal ILLUM block, typical 5.5 V.
ILLUM_VIN	8	POWER	Supply input of LDO ILLUM. Connect to system power.
CH1_SWITCH	9	ı	Low-side MOSFET switch for LED Cathode. Connect to RGB LED assembly.
CH1_SWITCH	10	ı	Low-side MOSFET switch for LED Cathode. Connect to RGB LED assembly.
RLIM_1	11	0	Connection to LED current sense resistor for CH1 and CH2.
RLIM_BOT_K_2	12	ı	Kelvin sense connection to ground side of LED current sense resistor.
RLIM_K_2	13	ı	Kelvin sense connection to top side of current sense resistor.
RLIM_BOT_K_1	14	ı	Kelvin sense connection to ground side of LED current sense resistor.
RLIM_K_1	15	ı	Kelvin sense connection to top side of current sense resistor.
RLIM_1	16	0	Connection to LED current sense resistor for CH1 and CH2.
CH2_SWITCH	17	ı	Low-side MOSFET switch for LED cathode. Connect to RGB LED assembly.
CH2_SWITCH	18	i I	Low-side MOSFET switch for LED cathode. Connect to RGB LED assembly.
CH1_GATE_CTRL	19	0	Gate control of CH1 external MOSFET switch for LED cathode.
CH2_GATE_CTRL	20	0	Gate control of CH2 external MOSFET switch for LED cathode.
CH3_GATE_CTRL	21	0	Gate control of CH3 external MOSFET switch for LED cathode.
RLIM_2	22	0	Connection to LED current sense resistor for CH3.
RLIM 2	23	0	Connection to LED current sense resistor for CH3.
CH3_SWITCH	24	ı	Low-side MOSFET switch for LED Cathode. Connect to RGB LED assembly.
CH3_SWITCH	25	i	Low-side MOSFET switch for LED Cathode. Connect to RGB LED assembly.
ILLUM_HSIDE_DRIVE	26	0	Gate control for external high-side MOSFET for ILLUM Buck converter.
ILLUM_LSIDE_DRIVE	27	0	Gate control for external low-side MOSFET for ILLUM Buck converter.
			Supply voltage for high-side N-channel MOSFET gate driver. A 100 nF capacitor (typical)
ILLUM_A_BOOST	28	I	must be connected between this pin and ILLUM_A_SW.
ILLUM_A_FB	29	I	Input to the buck converter loop controlling I <sub>LED</sub> .
ILLUM_A_VIN	30	POWER	Power input to the ILLUM Driver A.
ILLUM_A_SW	31	I/O	Switch node connection between high-side NFET and low-side NFET. Serves as common connection for the flying high side FET driver.
ILLUM_A_PGND	32	GND	Ground connection to the ILLUM Driver A.
ILLUM_B_BOOST	33	l	Supply voltage for high-side N-channel MOSFET gate driver.
ILLUM_B_VIN	34	POWER	Power input to the ILLUM driver B.
ILLUM_B_FB	35		Input to the buck converter loop controlling I <sub>LED</sub> .
ILLUM_B_SW	36	I/O	Switch node connection between high-side NFET and low-side NFET.
ILLUM_B_PGND	37	GND	Ground connection to the ILLUM driver B.
ILLUM_A_COMP1	38	I/O	Connection node for feedback loop components
ILLUM_A_COMP2	39	I/O	Connection node for feedback loop components
ILLUM_B_COMP1	40	I/O	Connection node for feedback loop components
ILLUM_B_COMP2	41	I/O	Connection node for feedback loop components
THERMAL_PAD	42	GND	Thermal pad. Connect to clean system ground.
CLK_OUT	43	0	Color wheel clock output
CW_SPEED_PWM_OUT	44	0	Color wheel PWM output
SPI_VIN	45	I	Supply for SPI interface



# Pin Functions (continued)

NAME         NO.           SPLCLK         46         I         SPI clok input           SPLMSO         47         O         SPI data output           SPLMSD         49         I         SPI clip select (active low)           SPLMOSI         49         I         SPI clata input           SPLMOSI         49         I         SPI data input           PWR7_BOOST         50         I         Charge-pump-supply input for the high-side FET gate drive circuit. Connect 100 nF capacitor between PWR7_BOOST and PWR7_SWTCH pins.           PWR7_VIN         52         POWER         Power supply input for converter.           PWR7_SWTCH         53         I/O         Switch node connection between high-side NFET and low-side NFET.           PWR7_PGND         54         GND         Ground pin. Power ground return for switching circuit.           ACMPR_LABB_SAMPLE         55         I         Control signal to sample voltage at ACMPR_IN_LABB.           RESET_Z         57         O         Reset output to the DLP system (active low). Pin is held low to reset DLP system.           INT_Z         58         O         Interrupt output signal to enable either of CH1,2,3.           CH_SEL_0         60         I         Control signal to enable either of CH1,2,3.           CH_SEL_1         61 <th>PIN</th> <th colspan="4">NO. DESCRIPTION</th>	PIN	NO. DESCRIPTION			
SPLMSO         47         O         SPI data output           SPLSS_Z         48         I         SPI chip select (active low)           SPLMSS         48         I         SPI chip select (active low)           SPLMSS         49         I         SPI data input           PWR7_BOOST         50         I         Charge-pump-supply input for the high-side FET gate drive circuit. Connect 100 nF capacitor between PWR7_BOOST and PWR7_SWITCH pins.           PWR7_SWIN         52         POWER         Power supply input for converter.           PWR7_SWITCH         52         POWER         Power supply input for converter.           PWR7_PGND         54         GND         Ground pin. Power ground return for switching circuit.           ACMPR_LABB_SAMPLE         55         I         Control signal to sample voltage at ACMPR_IN_LABB.           PROJ_ON         56         I         Injury signal to enable disable the IC and DLP projector.           RESET_Z         57         O         Reset output to the DLP system (active low). Pin is held low to reset DLP system.           INT_Z         58         O         Interrupt output signal to enable either of CH1_2.3.           CH_SEL_0         60         I         Control signal to enable either of CH1_2.3.           CH_SEL_1         61         I <t< th=""><th>NAME</th><th>NO.</th><th>1/0</th><th>DESCRIPTION</th></t<>	NAME	NO.	1/0	DESCRIPTION	
SPLSS_Z         48         I         SPI data input           SPLMOSI         49         I         SPI data input           PWR7_BOOST         50         I         Charge-pump-supply input for the high-side FET gate drive circuit. Connect 100 nF capacitor between PWR7_BOOST and PWR7_SWTCH pins.           PWR7_FR         51         I         Converter feedback input. Connect to converter output voltage.           PWR7_SWTCH         52         POWER         Power supply input for converter.           PWR7_PSND         54         GND         Ground pin. Power ground return for switching circuit.           ACMPR_LABB_SAMPLE         55         I         Control signal to sample voltage at ACMPR_IN_LABB.           PROJ_ON         56         I         Input signal to enable disable the IC and DLP projector.           RESET_Z         57         O         Reset output to the DLP system (active low). Pin is held low to reset DLP system.           INT_Z         58         O         Interrupt output signal (open drain, active low). Pin is held but to reset DLP system.           INT_Z         58         O         Interrupt output signal (open drain, active low). Pin is held but to reset DLP system.           INT_Z         58         O         Interrupt output signal (open drain, active low). Pin is held but to reset DLP system.           INT_Z         58         <	SPI_CLK	46	I	SPI clock input	
SPI_MOSI         49         I         SPI data input           PWR7_BOOST         50         I         Charge-pump-supply input for the high-side FET gate drive circuit. Connect 100 nF capacitor between PWR7_BOOST and PWR7_SWITCH pins.           PWR7_FIN         51         I         Converter feedback input. Connect to converter output voltage.           PWR7_VIN         52         POWER         Power supply input for converter.           PWR7_PGND         54         GND         Ground pin. Power ground return for switching circuit.           ACMPR_LABB_SAMPLE         55         I         Control signal to sample voltage at ACMPR_IN_LABB.           PROJ_ON         56         I         Input signal to enable disable the IC and DLP projector.           RESET_Z         57         O         Reset output to the DLP system (active low). Pin is held low to reset DLP system.           INT_Z         58         O         Interrupt output signal (open drain, active low). Connect to pull-up resistor.           DGND         59         GND         Dipital ground. Connect to ground plane.           CH_SEL_0         60         I         Control signal to enable either of CH1,2.3.           CH_SEL_1         61         I         Control signal to enable either of CH1,2.3.           CH_SEL_1         63         I/O         Switch node connection between high	SPI_MISO	47	0	SPI data output	
PWR7_BOOST         50         I         Charge-pump-supply input for the high-side FET gate drive circuit. Connect 100 nF capacitor between PWR7_BOOST and PWR7_SWITCH pins.           PWR7_FB         51         I         Converter feedback input. Connect to converter output voltage.           PWR7_SWITCH         53         I/O         Switch node connection between high-side NFET and low-side NFET.           PWR7_POND         54         GND         Ground pin. Power ground return for switching circuit.           ACMPR_LABB_SAMPLE         55         I         Control signal to sample voltage at ACMPR_IN_LABB.           PROJ_ON         56         I         Input signal to enable/disable the IC and DLP projector.           RESET_Z         57         O         Reset output to the DLP system (active low). Pin is held low to reset DLP system.           INT_Z         58         O         Interrupt output signal (open drain, active low). Connect to pull-up resistor.           DGND         59         GND         Digital ground. Connect to ground plane.           CH_SEL_0         60         I         Control signal to enable either of CH1,2.3.           CH_SEL_1         61         I         Control signal to enable either of CH1,2.3.           CH_SEL_1         61         I         Control signal to enable either of CH1,2.3.           PWR6_SYIN         64	SPI_SS_Z	48	I	SPI chip select (active low)	
FWR7_BOOST and PWR7_SWITCH pins.  PWR7_FB  51  J Converter feedback input. Connect to converter output voltage.  PWR7_SWITCH  52  POWER Power supply input for converter.  PWR7_PGND  54  GND Ground pin. Power ground return for switching circuit.  CAMPR_LABB_SAMPLE 55  J Control signal to enable/disable the IC and DLP projector.  RESET_Z  57  O Reset output to the DLP system (active low). Pin is held low for reset DLP system.  INT_Z  58  O Interrupt output signal (open daria, active low). Pin is held low to reset DLP system.  INT_Z  58  O Interrupt output signal (open daria, active low). Pin is held low to reset DLP system.  INT_Z  58  O Interrupt output signal (open daria, active low). Pin is held low to reset DLP system.  INT_Z  DGND  59  GND  Digital ground. Connect to ground plane.  CH_SEL_0  60  I Control signal to enable either of CH1_2_3.  CH_SEL_0  61  J Control signal to enable either of CH1_2_3.  CH_SEL_1  61  J Control signal to enable either of CH1_2_3.  CH_SEL_0  63  GND  Ground pin. Power ground return for switching circuit.  PWR6_POND  62  GND  Ground pin. Power ground return for switching circuit.  PWR6_SWITCH  63  J VO  Switch node connection between high-side NFET and low-side NFET.  PWR6_BOOST  65  J Charge-pump-supply input for converter.  PWR6_SWITCH pins.  Charge-pump-supply input for the high-side FET gate drive circuit. Connect 100 nF capacitor between PWR6_BOOST and PWR6_SWITCH pins.  PWR5_SWITCH  68  J CONVERT Power supply input for converter.  PWR5_SWITCH  68  J CONVERT Power supply input for converter.  PWR5_SWITCH  69  J Charge-pump-supply input for the high-side NFET and low-side NFET.  Charge-pump-supply input for converter.  PWR5_SWITCH  67  PWR6_POND  70  GND  Ground pin. Power ground return for switching circuit.  Charge-pump-supply input for the high-side NFET and low-side NFET.  Charge-pump-supply input for the high-side NFET and low-side NFET.  PWR5_POND  70  GND  Ground pin. Power supply input for the high-side NFET and low-side NFET.  PWR5_POND  71  J Converter feedback inpu	SPI_MOSI	49	I	SPI data input	
PWR7_VIN 52 POWER Power supply input for convener.  PWR7_SWITCH 53 I/O Switch node connection between high-side NFET and low-side NFET.  PWR7_PGND 54 GND Ground pin. Power ground return for switching circuit.  ACMPR_LABB_SAMPLE 55 I Control signal to anaple voltage at ACMPR_IN_LABB.  PROJ_ON 56 I Input signal to enable/disable the IC and DLP projector.  RESET_Z 57 O Reset output to the DLP system (active low). Pin is held low to reset DLP system.  INT_Z 58 O Interrupt output signal (open drain, active low). Pin is held low to reset DLP system.  INT_Z 58 O Interrupt output signal (open drain, active low). Connect to pull-up resistor.  DGND 59 GND Digital ground. Connect to ground plane.  CH_SEL_0 60 I Control signal to enable either of CH1,2,3.  PWR6_PGND 62 GND Ground pin. Power ground return for switching circuit.  PWR6_PGND 62 GND Ground pin. Power ground return for switching circuit.  PWR6_SWITCH 63 I/O Switch node connection between high-side NFET and low-side NFET.  PWR6_BOOST 65 I Charge-pump-supply input for converter.  PWR6_PGND 66 I Converter feedback input. Connect to output voltage.  PWR6_SWITCH 68 I/O Switch node connection between PWR6_BOOST and PWR6_SWITCH pins.  PWR6_SWITCH 68 I/O Switch node connection between high-side NFET and low-side NFET.  PWR5_SWITCH 68 I/O Switch node connection between high-side NFET and low-side NFET.  PWR5_SWITCH 68 I/O Switch node connection between high-side NFET and low-side NFET.  PWR5_BOOST 69 I Charge-pump-supply input for the high-side FET gate drive circuit. Connect 100nF capacitor between PWR5_BOOST and PWR6_SWITCH pins.  PWR5_BOOST 69 I Charge-pump-supply input for the high-side FET gate drive circuit. Connect 100nF capacitor between PWR5_BOOST and PWR5_SWITCH pins.  PWR5_PGND 70 GND Ground pin. Power ground return for switching circuit.  PWR5_PGND 73 GND Ground pin. Power ground return for switching circuit.  PWR2_FIR 72 I Converter feedback input. Connect to output voltage.  PWR2_FIR 73 I II Converter feedback input. Connect to output voltage.  PWR2_FIR 74	PWR7_BOOST	50	I	Charge-pump-supply input for the high-side FET gate drive circuit. Connect 100 nF capacitor between PWR7_BOOST and PWR7_SWITCH pins.	
PWR7_SWITCH 53 I/O Switch node connection between high-side NFET and low-side NFET.  PWR7_PGND 54 GND Ground pin. Power ground return for switching circuit.  ACMPR_LABB_SAMPLE 55 I Control signal to sample voltage at ACMPR_IN_LABB.  PROJ_ON 56 I Input signal to enable/disable the IC and DLP projector.  RESET_Z 57 O Reset output to the DLP system (active low). Pin is held low to reset DLP system.  INT_Z 58 O Interrupt output signal (open drain, active low). Pin is held low to reset DLP system.  INT_Z 58 O Interrupt output signal (open drain, active low). Connect to pull-up resistor.  DGND 199 GND Digital ground. Connect to ground plane.  CH_SEL_0 60 I Control signal to enable either of CH1,2,3.  CH_SEL_1 61 I Control signal to enable either of CH1,2,3.  PWR6_PGND 62 GND Ground pin. Power ground return for switching circuit.  PWR6_SWITCH 63 I/O Switch node connection between high-side NFET and low-side NFET.  PWR6_VIN 64 POWER Power supply input for converter.  PWR6_BOOST 65 I Charge-pump-supply input for the high-side FET gate drive circuit. Connect 100 nF capacitor between PWR6_BOOST and PWR6_SWITCH pins.  PWR5_VIN 67 POWER Power supply input for converter.  PWR5_SWITCH 68 I/O Switch node connection between high-side NFET and low-side NFET.  PWR5_SWITCH 69 I Charge-pump-supply input for converter.  PWR5_BOOST 69 CArge-pump-supply input for converter.  PWR5_BOOST 70 GND Ground pin. Power ground return for switching circuit.  PWR5_FB 71 I Converter feedback input. Connect to output voltage.  PWR5_FB 72 I Converter feedback input. Connect to output voltage.  PWR2_PB 72 I Converter feedback input. Connect to output voltage.  PWR2_PB 73 GND Ground pin. Power ground return for switching circuit.  PWR2_PB 74 I/O Switch node connection between high-side FET gate drive circuit. Connect 100 nF capacitor between PWR5_BOOST and PWR5_SWITCH pins.  PWR2_PGND 73 GND Ground pin. Power ground return for switching circuit.  PWR2_PGND 74 I/O Switch node connection between high-side NFET and low-side NFET.  PWR2_PGND 75 POWER Powe	PWR7_FB	51	I	Converter feedback input. Connect to converter output voltage.	
PWR7_PGND 54 GND Ground pin. Power ground return for switching circuit.  ACMPR_LABB_SAMPLE 55 I Control signal to sample voltage at ACMPR_IN_LABB.  PROJ_ON 56 I Input signal to enable/disable the IC and DLP projector.  RESET_Z 57 O Reset output to the DLP system (active low). Pin is held low to reset DLP system.  INT_Z 58 O Interrupt output signal (open drain, active low). Pin is held low to reset DLP system.  INT_Z 58 O Interrupt output signal (open drain, active low). Pin is held low to reset DLP system.  INT_Z 58 O Interrupt output signal (open drain, active low). Connect to pull-up resistor.  DGND 59 GND Digital ground. Connect to ground plane.  CH_SEL_0 60 I Control signal to enable either of CH1,2.3.  CH_SEL_1 61 I Control signal to enable either of CH1,2.3.  PWR6_PGND 62 GND Ground pin. Power ground return for switching circuit.  PWR6_SWITCH 63 I/O Switch node connection between high-side NFET and low-side NFET.  PWR6_NN 64 POWER Power supply input for converter.  PWR6_BOOST 65 I Charge-pump-supply input for the high-side FET gate drive circuit. Connect 100 nF capacitor between PWR6_BOOST and PWR6_SWITCH pins.  PWR5_SWITCH 68 I/O Switch node connection between high-side NFET and low-side NFET.  PWR5_BOOST 69 I Charge-pump-supply input for tonverter.  PWR5_BOOST 69 I Charge-pump-supply input for the high-side FET gate drive circuit. Connect 100nF capacitor between PWR5_BOOST and PWR5_SWITCH pins.  PWR5_PGND 70 GND Ground pin. Power ground return for switching circuit.  PWR2_FB 71 I Converter feedback input. Connect to output voltage.  PWR2_PGND 73 GND Ground pin. Power ground return for switching circuit.  PWR2_PGND 73 GND Ground pin. Power ground return for switching circuit.  PWR2_PGND 73 GND Ground pin. Power ground return for switching circuit.  PWR2_PGND 73 GND Ground pin. Power ground return for switching circuit.  PWR2_PGND 74 I Converter feedback input. Connect to output voltage.  PWR2_PGND 75 GND Ground pin. Power ground return for switching circuit.  PWR2_PGND 75 POWER Power supply input for the	PWR7_VIN	52	POWER	Power supply input for converter.	
ACMPR_LABB_SAMPLE 55 I Control signal to sample voltage at ACMPR_IN_LABB. PROJ_ON 56 I Input signal to enable/disable the IC and DLP projector.  RESET_Z 57 O Reset output to the DLP system (active low). Pin is held low to reset DLP system.  INT_Z 58 O Interrupt output signal (open drain, active low). Pin is held low to reset DLP system.  DGND 59 GND Digital ground. Connect to ground plane.  CH_SEL_0 60 I Control signal to enable either of CH1,2,3.  CH_SEL_0 61 I Control signal to enable either of CH1,2,3.  CH_SEL_0 62 GND Ground pin. Power ground return for switching circuit.  PWR6_PGND 62 GND Ground pin. Power ground return for switching circuit.  PWR6_SWITCH 63 I/O Switch node connection between high-side NFET and low-side NFET.  PWR6_BOOST 65 I Charge-pump-supply input for the high-side FET gate drive circuit. Connect 100 nF capacitor between PWR6_BOOST and PWR6_SWITCH pins.  PWR6_FB 66 I Converter feedback input. Connect to output voltage.  PWR5_SWITCH 68 I/O Switch node connection between high-side NFET and low-side NFET.  PWR5_BOOST 69 I Charge-pump-supply input for reb high-side NFET and low-side NFET.  PWR5_BOOST 69 I Charge-pump-supply input for converter.  PWR5_PGND 70 GND Ground pin. Power ground return for switching circuit.  PWR5_PGND 70 GND Ground pin. Power ground return for switching circuit.  PWR5_PGND 71 I Converter feedback input. Connect to output voltage.  PWR2_PGND 73 GND Ground pin. Power ground return for switching circuit.  PWR2_PGND 74 I/O Switch node connection between high-side NFET and low-side NFET.  PWR2_PGND 75 POWER Power supply input for the high-side NFET and low-side NFET.  PWR2_PGND 75 GND Ground pin. Power ground return for switching circuit.  PWR2_PGND 75 POWER Power supply input for connect to output voltage.  PWR2_PGND 75 POWER Power supply input for the high-side NFET and low-side NFET.  PWR2_BOOST 76 I Charge-pump-supply input for converter.  PWR2_BOOST 76 I Charge-pump-supply input for the high-side FET gate drive circuit. Connect 100 nF capacitor between PWR5_BOOST a	PWR7_SWITCH	53	I/O	Switch node connection between high-side NFET and low-side NFET.	
PROJ_ON 56 I Input signal to enable/disable the IC and DLP projector.  RESET_Z 57 O Reset output to the DLP system (active low). Pin is held low to reset DLP system.  INT_Z 58 O Interrupt output signal (open drain, active low). Connect to pull-up resistor.  DGND 59 GND Digital ground. Connect to ground plane.  CH_SEL_0 60 I Control signal to enable either of CH1,2,3.  CH_SEL_1 61 I Control signal to enable either of CH1,2,3.  CH1,2,3  CH1,2,3	PWR7_PGND	54	GND	Ground pin. Power ground return for switching circuit.	
RESET_Z 57 O Reset output to the DLP system (active low). Pin is held low to reset DLP system.  INT_Z 58 O Interrupt output signal (open drain, active low). Connect to pull-up resistor.  DGND 59 GND Digital ground. Connect to ground plane.  CH_SEL_0 60 I Control signal to enable either of CH1,2,3.  PWR6_PGND 62 GND Ground pin. Power ground return for switching circuit.  PWR6_SWITCH 63 I/O Switch node connection between high-side NFET and low-side NFET.  PWR6_NIN 64 POWER Power supply input for the high-side FET gate drive circuit. Connect 100 nF capacitor between PWR6_BOOST and PWR6_SWITCH pins.  PWR6_FB 66 I Converter feedback input. Connect to output voltage.  PWR5_SWITCH 68 I/O Switch node connection between high-side NFET and low-side NFET.  PWR5_BOOST 65 I Charge-pump-supply input for the high-side FET gate drive circuit. Connect 100 nF capacitor between PWR6_BOOST and PWR6_SWITCH pins.  PWR5_SWITCH 68 I/O Switch node connection between high-side NFET and low-side NFET.  PWR5_BOOST 69 I Charge-pump-supply input for the high-side FET gate drive circuit. Connect 100 nF capacitor between PWR5_BOOST and PWR5_SWITCH pins.  PWR5_BOOST 69 I Charge-pump-supply input for the high-side FET gate drive circuit. Connect 100 nF capacitor between PWR5_BOOST and PWR5_SWITCH pins.  PWR5_FGND 70 GND Ground pin. Power ground return for switching circuit.  PWR2_FB 71 I Converter feedback input. Connect to output voltage.  PWR2_FB 72 I Converter feedback input. Connect to output voltage.  PWR2_SWITCH 74 I/O Switch node connection between high-side NFET and low-side NFET.  PWR2_SWITCH 75 POWER Power supply input for converter.  PWR2_SWITCH 76 I/O Switch node connection between high-side NFET and low-side NFET.  PWR2_BOOST 76 I Charge-pump-supply input for the high-side FET gate drive circuit. Connect 100 nF capacitor between PWR2_SWITCH pins.  ACMPR_IN_1 77 I I Input for analog sensor signal.  ACMPR_IN_1 80 I Input for analog sensor signal.  ACMPR_IN_1 81 O Analog comparator out  ACMPR_IN_1 83 POWER Power supply input for IDO_B	ACMPR_LABB_SAMPLE	55		Control signal to sample voltage at ACMPR_IN_LABB.	
INT_Z 58 O Interrupt output signal (open drain, active low). Connect to pull-up resistor.  DGND 59 GND Digital ground. Connect to ground plane.  CH_SEL_0 60 I Control signal to enable either of CH1,2,3.  CH_SEL_1 61 I Control signal to enable either of CH1,2,3.  PWR6_PGND 62 GND Ground pin. Power ground return for switching circuit.  PWR6_SWITCH 63 I/O Switch node connection between high-side NFET and low-side NFET.  PWR6_VIN 64 POWER Power supply input for converter.  PWR6_BOOST 65 I Charge-pump-supply input for the high-side FET gate drive circuit. Connect 100 nF capacitor between PWR6_BOOST and PWR6_SWITCH pins.  PWR6_FB 66 I Converter feedback input. Connect to output voltage.  PWR5_VIN 67 POWER Power supply input for converter.  PWR5_BOOST 69 I Charge-pump-supply input for the high-side FET gate drive circuit. Connect 100 nF capacitor between PWR6_BOOST and PWR6_SWITCH pins.  PWR5_BOOST 69 I Charge-pump-supply input for the high-side NFET and low-side NFET.  PWR5_BOOST 69 I Charge-pump-supply input for the high-side FET gate drive circuit. Connect 100nF capacitor between PWR5_BOOST and PWR5_SWITCH pins.  PWR5_PGND 70 GND Ground pin. Power ground return for switching circuit.  PWR2_FB 71 I Converter feedback input. Connect to output voltage.  PWR2_FB 72 I Converter feedback input. Connect to output voltage.  PWR2_PGND 73 GND Ground pin. Power ground return for switching circuit.  PWR2_SWITCH 74 I/O Switch node connection between high-side NFET and low-side NFET.  PWR2_SWITCH 74 I/O Switch node connection between high-side NFET and low-side NFET.  PWR2_BOOST 76 I Charge-pump-supply input for the high-side FET gate drive circuit. Connect 100 nF capacitor between PWR2_BOOST and PWR2_SWITCH pins.  ACMPR_IN_1 77 I Input for analog sensor signal.  ACMPR_IN_1 78 I Input for analog sensor signal.  ACMPR_IN_1 80 I Input for analog sensor signal.  ACMPR_IN_2 78 I Input for analog sensor signal.  ACMPR_IN_1 81 O Analog comparator out  ACMPR_IN_1 81 O Analog comparator out  ACMPR_IN_1 81 O Ference voltage input for LDO	PROJ_ON	56		Input signal to enable/disable the IC and DLP projector.	
DGND 59 GND Digital ground. Connect to ground plane.  CH_SEL_0 60 I Control signal to enable either of CH1,2,3.  CH_SEL_1 61 I Control signal to enable either of CH1,2,3.  PWR6_PGND 62 GND Ground pin. Power ground return for switching circuit.  PWR6_SWITCH 63 I/O Switch node connection between high-side NFET and low-side NFET.  PWR6_BOOST 65 I Charge-pump-supply input for the high-side FET gate drive circuit. Connect 100 nF capacitor between PWR6_BOOST and PWR6_SWITCH pins.  PWR6_BOOST 65 I Charge-pump-supply input for the high-side FET gate drive circuit. Connect 100 nF capacitor between PWR6_BOOST and PWR6_SWITCH pins.  PWR6_FB 66 I Converter feedback input. Connect to output voltage.  PWR5_VIN 67 POWER Power supply input for converter.  PWR5_SWITCH 68 I/O Switch node connection between high-side NFET and low-side NFET.  PWR5_BOOST 69 I Charge-pump-supply input for the high-side FET gate drive circuit. Connect 100nF capacitor between PWR5_BOOST and PWR5_SWITCH pins.  PWR5_PGND 70 GND Ground pin. Power ground return for switching circuit.  PWR5_FB 71 I Converter feedback input. Connect to output voltage.  PWR2_FB 72 I Converter feedback input. Connect to output voltage.  PWR2_PGND 73 GND Ground pin. Power ground return for switching circuit.  PWR2_PGND 73 GND Ground pin. Power ground return for switching circuit.  PWR2_SWITCH 74 I/O Switch node connection between high-side NFET and low-side NFET.  PWR2_BOOST 76 I Charge-pump-supply input for converter.  PWR2_BOOST 76 I Charge-pump-supply input for the high-side FET gate drive circuit. Connect 100 nF capacitor between PWR2_BOOST and PWR2_SWITCH pins.  ACMPR_IN_1 77 I I Input for analog sensor signal.  ACMPR_IN_1 80 I Input for analog sensor signal.  ACMPR_IN_LABB 80 I Reference voltage input for LDO_Bucks. Connect to system power.	RESET_Z	57	0	Reset output to the DLP system (active low). Pin is held low to reset DLP system.	
CH_SEL_0         60         I         Control signal to enable either of CH1,2,3.           CH_SEL_1         61         I         Control signal to enable either of CH1,2,3.           PWR6_PGND         62         GND         Ground pin. Power ground return for switching circuit.           PWR6_SWITCH         63         I/O         Switch node connection between high-side NFET and low-side NFET.           PWR6_SWITCH         64         POWER         Power supply input for converter.           PWR6_BOOST         65         I         Charge-pump-supply input for the high-side FET gate drive circuit. Connect 100 nF capacitor between PWR6_BOOST and PWR6_SWITCH pins.           PWR6_FB         66         I         Converter feedback input. Connect to output voltage.           PWR5_SWITCH         68         I/O         Switch node connection between high-side NFET and low-side NFET.           PWR5_BOOST         69         I         Charge-pump-supply input for the high-side FET gate drive circuit. Connect 100nF capacitor between PWR5_BOOST and PWR5_SWITCH pins.           PWR5_PGND         70         GND         Ground pin. Power ground return for switching circuit.           PWR2_FB         71         I         Converter feedback input. Connect to output voltage.           PWR2_PGND         73         GND         Ground pin. Power ground return for switching circuit.	INT_Z	58	0	Interrupt output signal (open drain, active low). Connect to pull-up resistor.	
CH_SEL_1 61 I Control signal to enable either of CH1,2,3.  PWR6_PGND 62 GND Ground pin. Power ground return for switching circuit.  PWR6_SWITCH 63 I/O Switch node connection between high-side NFET and low-side NFET.  PWR6_VIN 64 POWER Power supply input for the high-side FET gate drive circuit. Connect 100 nF capacitor between PWR6_BOOST and PWR6_SWITCH pins.  PWR6_FB 66 I Converter feedback input. Connect to output voltage.  PWR5_VIN 67 POWER Power supply input for converter.  PWR5_SWITCH 68 I/O Switch node connection between high-side NFET and low-side NFET.  PWR5_BOOST 69 I Charge-pump-supply input for the high-side FET gate drive circuit. Connect 100 nF capacitor between PWR5_BOOST and PWR6_SWITCH pins.  PWR5_BOOST 69 I Charge-pump-supply input for the high-side NFET and low-side NFET.  PWR5_BOOST 70 GND Ground pin. Power ground return for switching circuit.  PWR2_FB 71 I Converter feedback input. Connect to output voltage.  PWR2_FB 72 I Converter feedback input. Connect to output voltage.  PWR2_PGND 73 GND Ground pin. Power ground return for switching circuit.  PWR2_PGND 73 GND Ground pin. Power ground return for switching circuit.  PWR2_SWITCH 74 I/O Switch node connection between high-side NFET and low-side NFET.  PWR2_SWITCH 74 I/O Switch node connection between high-side NFET and low-side NFET.  PWR2_BOOST 76 I Charge-pump-supply input for the high-side FET gate drive circuit. Connect 100 nF capacitor between PWR2_BOOST and PWR2_SWITCH pins.  ACMPR_IN_1 77 I I Input for analog sensor signal.  ACMPR_IN_1 77 I Input for analog sensor signal.  ACMPR_IN_1 81 Input for analog sensor signal.  ACMPR_IN_1 83 I Input for analog sensor signal.  ACMPR_IN_1 83 I Input for analog sensor signal.  ACMPR_IN_1 83 O Analog comparator out  ACMPR_REF 82 I Reference voltage input for LDO_Bucks. Connect to system power.  PWR_JVIN 83 POWER Power supply input for LDO_Bucks. Internal analog supply for buck converters, typical 5.5 V.	DGND	59	GND	Digital ground. Connect to ground plane.	
PWR6_PGND         62         GND         Ground pin. Power ground return for switching circuit.           PWR6_SWITCH         63         I/O         Switch node connection between high-side NFET and low-side NFET.           PWR6_SWITCH         64         POWER         Power supply input for converter.           PWR6_BOOST         65         I         Charge-pump-supply input for the high-side FET gate drive circuit. Connect 100 nF capacitor between PWR6_BOOST and PWR6_SWITCH pins.           PWR6_FB         66         I         Converter feedback input. Connect to output voltage.           PWR5_VIN         67         POWER         Power supply input for converter.           PWR5_SWITCH         68         I/O         Switch node connection between high-side NFET and low-side NFET.           PWR5_BOOST         69         I         Charge-pump-supply input for the high-side FET gate drive circuit. Connect 100nF capacitor between PWR5_BOOST and PWR5_SWITCH pins.           PWR5_PGND         70         GND         Ground pin. Power ground return for switching circuit.           PWR2_FB         71         I         Converter feedback input. Connect to output voltage.           PWR2_FB         72         I         Converter feedback input. Connect to output voltage.           PWR2_PGND         73         GND         Ground pin. Power ground return for switching circuit.	CH_SEL_0	60	I	Control signal to enable either of CH1,2,3.	
PWR6_SWITCH         63         I/O         Switch node connection between high-side NFET and low-side NFET.           PWR6_VIN         64         POWER         Power supply input for converter.           PWR6_BOOST         65         I         Charge-pump-supply input for the high-side FET gate drive circuit. Connect 100 nF capacitor between PWR6_BOOST and PWR6_SWITCH pins.           PWR6_FB         66         I         Converter feedback input. Connect to output voltage.           PWR5_SWITCH         68         I/O         Switch node connection between high-side NFET and low-side NFET.           PWR5_BOOST         69         I         Charge-pump-supply input for the high-side FET gate drive circuit. Connect 100nF capacitor between PWR5_BOOST and PWR5_SWITCH pins.           PWR5_PGND         70         GND         Ground pin. Power ground return for switching circuit.           PWR5_PGND         70         GND         Ground pin. Power ground return for switching circuit.           PWR2_FB         71         I         Converter feedback input. Connect to output voltage.           PWR2_PGND         73         GND         Ground pin. Power ground return for switching circuit.           PWR2_PGND         73         GND         Ground pin. Power ground return for switching circuit.           PWR2_PGND         74         I/O         Switch node connection between high-side NFET and low-side NF	CH_SEL_1	61	I	Control signal to enable either of CH1,2,3.	
PWR6_VIN         64         POWER         Power supply input for converter.           PWR6_BOOST         65         I         Charge-pump-supply input for the high-side FET gate drive circuit. Connect 100 nF capacitor between PWR6_BOOST and PWR6_SWITCH pins.           PWR6_FB         66         I         Converter feedback input. Connect to output voltage.           PWR5_VIN         67         POWER         Power supply input for converter.           PWR5_SWITCH         68         I/O         Switch node connection between high-side NFET and low-side NFET.           PWR5_BOOST         69         I         Charge-pump-supply input for the high-side FET gate drive circuit. Connect 100nF capacitor between PWR5_BOOST and PWR5_SWITCH pins.           PWR5_PGND         70         GND         Ground pin. Power ground return for switching circuit.           PWR2_FB         71         I         Converter feedback input. Connect to output voltage.           PWR2_PGND         73         GND         Ground pin. Power ground return for switching circuit.           PWR2_PGND         73         GND         Ground pin. Power ground return for switching circuit.           PWR2_SWITCH         74         I/O         Switch node connection between high-side NFET and low-side NFET.           PWR2_BOOST         76         I         Charge-pump-supply input for converter.           PWR2_B	PWR6_PGND	62	GND	Ground pin. Power ground return for switching circuit.	
PWR6_BOOST 65 I Charge-pump-supply input for the high-side FET gate drive circuit. Connect 100 nF capacitor between PWR6_BOOST and PWR6_SWITCH pins.  PWR6_FB 66 I Converter feedback input. Connect to output voltage.  PWR5_VIN 67 POWER Power supply input for converter.  PWR5_SWITCH 68 I/O Switch node connection between high-side NFET and low-side NFET.  PWR5_BOOST 69 I Charge-pump-supply input for the high-side FET gate drive circuit. Connect 100nF capacitor between PWR5_BOOST and PWR5_SWITCH pins.  PWR5_PGND 70 GND Ground pin. Power ground return for switching circuit.  PWR5_FB 71 I Converter feedback input. Connect to output voltage.  PWR2_FB 72 I Converter feedback input. Connect to output voltage.  PWR2_PGND 73 GND Ground pin. Power ground return for switching circuit.  PWR2_SWITCH 74 I/O Switch node connection between high-side NFET and low-side NFET.  PWR2_SWITCH 75 POWER Power supply input for converter.  PWR2_BOOST 76 I Charge-pump-supply input for the high-side FET gate drive circuit. Connect 100 nF capacitor between PWR2_BOOST and PWR2_SWITCH pins.  ACMPR_IN_1 77 I I Input for analog sensor signal.  ACMPR_IN_2 78 I Input for analog sensor signal.  ACMPR_IN_3 79 I Input for analog sensor signal.  ACMPR_IN_1 80 I Input for analog sensor signal.  ACMPR_IN_1 81 O Analog comparator out  ACMPR_REF 82 I Reference voltage input for LDO_Bucks. Connect to system power.  PWR_JVIN 83 POWER Power supply input for LDO_Bucks. Internal analog supply for buck converters, typical 5.5 V.	PWR6_SWITCH	63	I/O	Switch node connection between high-side NFET and low-side NFET.	
PWR6_BOOST 65 I Capacitor between PWR6_BOOST and PWR6_SWITCH pins.  PWR6_FB 66 I Converter feedback input. Connect to output voltage.  PWR5_VIN 67 POWER Power supply input for converter.  PWR5_SWITCH 68 I/O Switch node connection between high-side NFET and low-side NFET.  PWR5_BOOST 69 I Charge-pump-supply input for the high-side FET gate drive circuit. Connect 100nF capacitor between PWR5_BOOST and PWR5_SWITCH pins.  PWR5_PGND 70 GND Ground pin. Power ground return for switching circuit.  PWR5_FB 71 I Converter feedback input. Connect to output voltage.  PWR2_FB 72 I Converter feedback input. Connect to output voltage.  PWR2_PGND 73 GND Ground pin. Power ground return for switching circuit.  PWR2_SWITCH 74 I/O Switch node connection between high-side NFET and low-side NFET.  PWR2_SWITCH 75 POWER Power supply input for converter.  PWR2_BOOST 76 I Charge-pump-supply input for converter.  PWR2_BOOST 77 I Input for analog sensor signal.  ACMPR_IN_1 77 I Input for analog sensor signal.  ACMPR_IN_2 78 I Input for analog sensor signal.  ACMPR_IN_3 79 I Input for analog sensor signal.  ACMPR_IN_LABB 80 I Input for analog sensor signal.  ACMPR_IN_LABB 80 I Input for analog sensor, sampled input  ACMPR_IN_LABB 80 I Reference voltage input for analog comparator  PWR_VIN 83 POWER Power supply input for LDO_Bucks. Connect to system power.  PWR_SPSOV 84 O Filter pin for LDO_BuCKS. Internal analog supply for buck converters, typical 5.5 V.	PWR6_VIN	64	POWER	Power supply input for converter.	
PWR5_VIN         67         POWER         Power supply input for converter.           PWR5_SWITCH         68         I/O         Switch node connection between high-side NFET and low-side NFET.           PWR5_BOOST         69         I         Charge-pump-supply input for the high-side FET gate drive circuit. Connect 100nF capacitor between PWR5_BOOST and PWR5_SWITCH pins.           PWR5_PGND         70         GND         Ground pin. Power ground return for switching circuit.           PWR5_FB         71         I         Converter feedback input. Connect to output voltage.           PWR2_FB         72         I         Converter feedback input. Connect to output voltage.           PWR2_PGND         73         GND         Ground pin. Power ground return for switching circuit.           PWR2_SWITCH         74         I/O         Switch node connection between high-side NFET and low-side NFET.           PWR2_SWITCH         74         I/O         Switch node connection between high-side NFET and low-side NFET.           PWR2_BOOST         76         I         Charge-pump-supply input for the high-side FET gate drive circuit. Connect 100 nF capacitor between PWR2_BOOST and PWR2_SWITCH pins.           ACMPR_IN_1         77         I         Input for analog sensor signal.           ACMPR_IN_2         78         I         Input for analog sensor signal.           ACMPR_	PWR6_BOOST	65	I		
PWR5_SWITCH         68         I/O         Switch node connection between high-side NFET and low-side NFET.           PWR5_BOOST         69         I         Charge-pump-supply input for the high-side FET gate drive circuit. Connect 100nF capacitor between PWR5_BOOST and PWR5_SWITCH pins.           PWR5_PGND         70         GND         Ground pin. Power ground return for switching circuit.           PWR5_FB         71         I         Converter feedback input. Connect to output voltage.           PWR2_FB         72         I         Converter feedback input. Connect to output voltage.           PWR2_PGND         73         GND         Ground pin. Power ground return for switching circuit.           PWR2_PGND         73         GND         Ground pin. Power ground return for switching circuit.           PWR2_PGND         73         GND         Ground pin. Power ground return for switching circuit.           PWR2_SWITCH         74         I/O         Switch node connection between high-side NFET and low-side NFET.           PWR2_SWITCH         74         I/O         Switch node connection between high-side NFET and low-side NFET.           PWR2_BOOST         76         I         Charge-pump-supply input for converter.           PWR2_BOOST         76         I         Charge-pump-supply input for the high-side NFET and low-side NFET.           PWR2_BOOST	PWR6_FB	66	I	Converter feedback input. Connect to output voltage.	
PWR5_BOOST  69  I Charge-pump-supply input for the high-side FET gate drive circuit. Connect 100nF capacitor between PWR5_BOOST and PWR5_SWITCH pins.  PWR5_PGND  70  GND  Ground pin. Power ground return for switching circuit.  PWR5_FB  71  I Converter feedback input. Connect to output voltage.  PWR2_FB  72  I Converter feedback input. Connect to output voltage.  PWR2_PGND  73  GND  Ground pin. Power ground return for switching circuit.  PWR2_SWITCH  74  I/O  Switch node connection between high-side NFET and low-side NFET.  PWR2_VIN  75  POWER  Power supply input for converter.  PWR2_BOOST  76  I Charge-pump-supply input for the high-side FET gate drive circuit. Connect 100 nF capacitor between PWR2_BOOST and PWR2_SWITCH pins.  ACMPR_IN_1  77  I Input for analog sensor signal.  ACMPR_IN_2  78  I Input for analog sensor signal.  ACMPR_IN_3  79  I Input for analog sensor signal.  ACMPR_IN_LABB  80  I Input for analog sensor signal.  ACMPR_OUT  81  O Analog comparator out  ACMPR_REF  82  I Reference voltage input for LDO_Bucks. Connect to system power.  PWR_SP5V  84  O Filter pin for LDO_BUCKS. Internal analog supply for buck converters, typical 5.5 V.	PWR5_VIN	67	POWER	Power supply input for converter.	
PWR5_BOOST	PWR5_SWITCH	68	I/O	Switch node connection between high-side NFET and low-side NFET.	
PWR5_FB 71 I Converter feedback input. Connect to output voltage.  PWR2_FB 72 I Converter feedback input. Connect to output voltage.  PWR2_PGND 73 GND Ground pin. Power ground return for switching circuit.  PWR2_SWITCH 74 I/O Switch node connection between high-side NFET and low-side NFET.  PWR2_VIN 75 POWER Power supply input for converter.  PWR2_BOOST 76 I Charge-pump-supply input for the high-side FET gate drive circuit. Connect 100 nF capacitor between PWR2_BOOST and PWR2_SWITCH pins.  ACMPR_IN_1 77 I Input for analog sensor signal.  ACMPR_IN_2 78 I Input for analog sensor signal.  ACMPR_IN_3 79 I Input for analog sensor signal.  ACMPR_IN_LABB 80 I Input for analog sensor, sampled input  ACMPR_OUT 81 O Analog comparator out  ACMPR_REF 82 I Reference voltage input for analog comparator  PWR_5P5V 84 O Filter pin for LDO_BUCKS. Internal analog supply for buck converters, typical 5.5 V.	PWR5_BOOST	69	I		
PWR2_FB 72 I Converter feedback input. Connect to output voltage.  PWR2_PGND 73 GND Ground pin. Power ground return for switching circuit.  PWR2_SWITCH 74 I/O Switch node connection between high-side NFET and low-side NFET.  PWR2_VIN 75 POWER Power supply input for converter.  PWR2_BOOST 76 I Charge-pump-supply input for the high-side FET gate drive circuit. Connect 100 nF capacitor between PWR2_BOOST and PWR2_SWITCH pins.  ACMPR_IN_1 77 I Input for analog sensor signal.  ACMPR_IN_2 78 I Input for analog sensor signal.  ACMPR_IN_3 79 I Input for analog sensor signal.  ACMPR_IN_LABB 80 I Input for ambient light sensor, sampled input  ACMPR_OUT 81 O Analog comparator out  ACMPR_REF 82 I Reference voltage input for analog comparator  PWR_VIN 83 POWER Power supply input for LDO_Bucks. Connect to system power.  PWR_5P5V 84 O Filter pin for LDO_BUCKS. Internal analog supply for buck converters, typical 5.5 V.	PWR5_PGND	70	GND	Ground pin. Power ground return for switching circuit.	
PWR2_PGND 73 GND Ground pin. Power ground return for switching circuit.  PWR2_SWITCH 74 I/O Switch node connection between high-side NFET and low-side NFET.  PWR2_VIN 75 POWER Power supply input for converter.  PWR2_BOOST 76 I Charge-pump-supply input for the high-side FET gate drive circuit. Connect 100 nF capacitor between PWR2_BOOST and PWR2_SWITCH pins.  ACMPR_IN_1 77 I Input for analog sensor signal.  ACMPR_IN_2 78 I Input for analog sensor signal.  ACMPR_IN_3 79 I Input for analog sensor signal.  ACMPR_IN_LABB 80 I Input for ambient light sensor, sampled input  ACMPR_OUT 81 O Analog comparator out  ACMPR_REF 82 I Reference voltage input for analog comparator  PWR_VIN 83 POWER Power supply input for LDO_Bucks. Connect to system power.  PWR_5P5V 84 O Filter pin for LDO_BUCKS. Internal analog supply for buck converters, typical 5.5 V.	PWR5_FB	71	I	Converter feedback input. Connect to output voltage.	
PWR2_SWITCH 74 I/O Switch node connection between high-side NFET and low-side NFET.  PWR2_VIN 75 POWER Power supply input for converter.  PWR2_BOOST 76 I Charge-pump-supply input for the high-side FET gate drive circuit. Connect 100 nF capacitor between PWR2_BOOST and PWR2_SWITCH pins.  ACMPR_IN_1 77 I Input for analog sensor signal.  ACMPR_IN_2 78 I Input for analog sensor signal.  ACMPR_IN_3 79 I Input for analog sensor signal.  ACMPR_IN_LABB 80 I Input for ambient light sensor, sampled input  ACMPR_OUT 81 O Analog comparator out  ACMPR_REF 82 I Reference voltage input for analog comparator  PWR_VIN 83 POWER Power supply input for LDO_Bucks. Connect to system power.  PWR_5P5V 84 O Filter pin for LDO_BUCKS. Internal analog supply for buck converters, typical 5.5 V.	PWR2_FB	72	I	Converter feedback input. Connect to output voltage.	
PWR2_VIN 75 POWER Power supply input for converter.  PWR2_BOOST 76 I Charge-pump-supply input for the high-side FET gate drive circuit. Connect 100 nF capacitor between PWR2_BOOST and PWR2_SWITCH pins.  ACMPR_IN_1 77 I Input for analog sensor signal.  ACMPR_IN_2 78 I Input for analog sensor signal.  ACMPR_IN_3 79 I Input for analog sensor signal.  ACMPR_IN_LABB 80 I Input for ambient light sensor, sampled input  ACMPR_OUT 81 O Analog comparator out  ACMPR_REF 82 I Reference voltage input for analog comparator  PWR_VIN 83 POWER Power supply input for LDO_Bucks. Connect to system power.  PWR_5P5V 84 O Filter pin for LDO_BUCKS. Internal analog supply for buck converters, typical 5.5 V.	PWR2_PGND	73	GND	Ground pin. Power ground return for switching circuit.	
PWR2_BOOST  76  I Charge-pump-supply input for the high-side FET gate drive circuit. Connect 100 nF capacitor between PWR2_BOOST and PWR2_SWITCH pins.  ACMPR_IN_1  77  I Input for analog sensor signal.  ACMPR_IN_2  78  I Input for analog sensor signal.  ACMPR_IN_3  79  I Input for analog sensor signal.  ACMPR_IN_LABB  80  I Input for ambient light sensor, sampled input  ACMPR_OUT  81  O Analog comparator out  ACMPR_REF  82  I Reference voltage input for analog comparator  PWR_VIN  83  POWER  Power supply input for LDO_Bucks. Connect to system power.  PWR_5P5V  84  O Filter pin for LDO_BUCKS. Internal analog supply for buck converters, typical 5.5 V.	PWR2_SWITCH	74	I/O	Switch node connection between high-side NFET and low-side NFET.	
ACMPR_IN_1 77 I Input for analog sensor signal.  ACMPR_IN_2 78 I Input for analog sensor signal.  ACMPR_IN_3 79 I Input for analog sensor signal.  ACMPR_IN_LABB 80 I Input for ambient light sensor, sampled input  ACMPR_OUT 81 O Analog comparator out  ACMPR_REF 82 I Reference voltage input for analog comparator  PWR_VIN 83 POWER Power supply input for LDO_Bucks. Connect to system power.  PWR_5P5V 84 O Filter pin for LDO_BUCKS. Internal analog supply for buck converters, typical 5.5 V.	PWR2_VIN	75	POWER	Power supply input for converter.	
ACMPR_IN_2 78 I Input for analog sensor signal.  ACMPR_IN_3 79 I Input for analog sensor signal.  ACMPR_IN_LABB 80 I Input for ambient light sensor, sampled input  ACMPR_OUT 81 O Analog comparator out  ACMPR_REF 82 I Reference voltage input for analog comparator  PWR_VIN 83 POWER Power supply input for LDO_Bucks. Connect to system power.  PWR_5P5V 84 O Filter pin for LDO_BUCKS. Internal analog supply for buck converters, typical 5.5 V.	PWR2_BOOST	76	I		
ACMPR_IN_3 79 I Input for analog sensor signal.  ACMPR_IN_LABB 80 I Input for ambient light sensor, sampled input  ACMPR_OUT 81 O Analog comparator out  ACMPR_REF 82 I Reference voltage input for analog comparator  PWR_VIN 83 POWER Power supply input for LDO_Bucks. Connect to system power.  PWR_5P5V 84 O Filter pin for LDO_BUCKS. Internal analog supply for buck converters, typical 5.5 V.	ACMPR_IN_1	77	I	Input for analog sensor signal.	
ACMPR_IN_LABB 80 I Input for ambient light sensor, sampled input  ACMPR_OUT 81 O Analog comparator out  ACMPR_REF 82 I Reference voltage input for analog comparator  PWR_VIN 83 POWER Power supply input for LDO_Bucks. Connect to system power.  PWR_5P5V 84 O Filter pin for LDO_BUCKS. Internal analog supply for buck converters, typical 5.5 V.	ACMPR_IN_2	78	I	Input for analog sensor signal.	
ACMPR_OUT  81 O Analog comparator out  ACMPR_REF  82 I Reference voltage input for analog comparator  PWR_VIN  83 POWER Power supply input for LDO_Bucks. Connect to system power.  PWR_5P5V  84 O Filter pin for LDO_BUCKS. Internal analog supply for buck converters, typical 5.5 V.	ACMPR_IN_3	79	I	Input for analog sensor signal.	
ACMPR_REF 82 I Reference voltage input for analog comparator  PWR_VIN 83 POWER Power supply input for LDO_Bucks. Connect to system power.  PWR_5P5V 84 O Filter pin for LDO_BUCKS. Internal analog supply for buck converters, typical 5.5 V.	ACMPR_IN_LABB	80	I	Input for ambient light sensor, sampled input	
PWR_VIN 83 POWER Power supply input for LDO_Bucks. Connect to system power.  PWR_5P5V 84 O Filter pin for LDO_BUCKS. Internal analog supply for buck converters, typical 5.5 V.	ACMPR_OUT	81	0	Analog comparator out	
PWR_5P5V 84 O Filter pin for LDO_BUCKS. Internal analog supply for buck converters, typical 5.5 V.	ACMPR_REF	82	I	Reference voltage input for analog comparator	
	PWR_VIN	83	POWER	Power supply input for LDO_Bucks. Connect to system power.	
VINA 95 DOWED Input valence quarks at a Defense a sustant	PWR_5P5V	84	0	Filter pin for LDO_BUCKS. Internal analog supply for buck converters, typical 5.5 V.	
vina   85   POvvek   input voltage supply pin for keterence system.	VINA	85	POWER	Input voltage supply pin for Reference system.	
AGND 86 GND Analog ground pin.	AGND	86	GND		
PWR3_OUT 87 O Filter pin for LDO_2 DMD/DLPC/AUX, typical 2.5 V.	PWR3_OUT	87	0		
PWR3_VIN 88 POWER Power supply input for LDO_2. Connect to system power.		88		Power supply input for LDO_2. Connect to system power.	



# Pin Functions (continued)

PIN		1/0	DESCRIPTION	
NAME	NO.	I/O		
PWR4_OUT	89	0	Filter pin for LDO_1 DMD/DLPC/AUX, typical 3.3 V.	
PWR4_VIN	90	POWER	Power supply input for LDO_1. Connect to system power.	
SUP_2P5V	91	0	Filter pin for LDO_V2V5. Internal supply voltage, typical 2.5 V.	
SUP_5P0V	92	0	Filter pin for LDO_V5V. Internal supply voltage, typical 5 V.	
PWR1_PGND	93	GND	Ground pin. Power ground return for switching circuit.	
PWR1_FB	94	I	Converter feedback input. Connect to output voltage.	
PWR1_SWITCH	95	I/O	Switch node connection between high-side NFET and low-side NFET.	
PWR1_VIN	96	POWER	Power supply input for converter.	
PWR1_BOOST	97	1	Charge-pump-supply input for the high-side FET gate drive circuit. Connect 100nF capacitor between PWR1_BOOST and PWR1_SWITCH pins.	
DMD_VOFFSET	98	0	VOFS output rail. Connect to ceramic capacitor.	
DMD_VBIAS	99	0	VBIAS output rail. Connect to ceramic capacitor.	
DMD_VRESET	100	0	VRESET output rail. Connect to ceramic capacitor.	

# 6 Specifications

www.ti.com.cn

# 6.1 Absolute Maximum Ratings

over operating free-air temperature (unless otherwise noted) (1)

		MIN	MAX	UNIT
	ILLUM_A,B_BOOST	-0.3	28	
	ILLUM_A,B_BOOST (10 ns transient)	-0.3	30	
	ILLUM_A,B_BOOST vs ILLUM_A,B_SWITCH	-0.3	7	
	ILLUM_LSIDE_DRIVE	-0.3	7	
	ILLUM_HSIDE_DRIVE	-2	28	
	ILLUM_A_BOOST vs ILLUM_HSIDE_DRIVE	-0.3	7	
	ILLUM_A,B_SW	-2	22	
	ILLUM_A,B_SW (10 ns transient)	-3	27	
	PWR_VIN, PWR1,2,3,4,5,6,7_VIN, VINA, ILLUM_VIN, ILLUM_A,B_VIN, DRST_VIN	-0.3	22	
	PWR1,2,5,6,7_BOOST	-0.3	28	
	PWR1,2,5,6,7_BOOST (10 ns transient)	-0.3	30	
	PWR1,2,5,6,7_SWITCH	-2	22	
	PWR1,2,5,6,7_SWITCH (10 ns transient)	-3	27	
Ver operating free	PWR1,2,5,6,7_FB	-0.3	6.5	
	PWR1,2,5,6,7_BOOST vs PWR1,2,5,6,7_SWITCH	-0.3	6.5	
	CH1,2,3_SWITCH, DRST_LS_IND, ILLUM_A,B_FB	-0.3	20	V
onago	ILLUM_A,B_COMP1,2, INT_Z, PROJ_ON	-0.3	30 22 27 3 6.5 6.5 6 6.5 7 7 3 3.6 3 3.6 3 3.6 3 7	
'oltage	DRST_HS_IND	-18	7	
	ACMPR_IN_1,2,3, ACMPR_REF, ACMPR_IN_LABB, ACMPR_LABB_SAMPLE, ACMPR_OUT	-0.3	3.6	
	SPI_VIN, SPI_CLK, SPI_MOSI, SPI_SS_Z, SPI_MISO, CH_SEL_0,1, RESET_Z	-0.3	3.6	
	RLIM_K_1,2, RLIM_1,2	-0.3	3.6	
	DGND, AGND, DRST_PGND, ILLUM_A,B_PGND, PWR1,2,5,6,7_PGND, RLIM_BOT_K_1,2	-0.3	0.3	
	DRST_5P5V, ILLUM_5P5V, PWR_5P5, PWR3,4_OUT, SUP_5P0V	-0.3	7	
	CH1,2,3_GATE_CTRL	-0.3	7	
	CLK_OUT	-0.3	3.6	
	CW_SPEED_PWM	-0.3	7	
	SUP_2P5V	-0.3	3.6	
	DMD_VOFFSET	-0.3	12	
	DMD_VBIAS	-0.3	20	
	DMD_VRESET	-18	30 7 7 28 7 22 27 22 28 30 22 27 6.5 6.5 20 7 7 3.6 3.6 3.6 0.3 7 7 3.6 7 3.6 7 3.6 12	
	RESET_Z, ACMPR_OUT		1	A
ource current	SPI_DOUT		5.5	mA
Nata arms of	RESET_Z, ACMPR_OUT		1	A
SILIK CUFFENT	SPI_DOUT, INT_Z		5.5	mA
sta	Storage temperature	-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# 6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins (2)	±2000	
V <sub>(ESD)</sub> <sup>(1)</sup>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101, all pins (3)	±500	V

- Electrostatic discharge (ESD) to measure device sensitivity and immunity to damage caused by assembly line electrostatic discharges in to the device.
- (2) JEDEC document JEP155 states that 500 V HBM allows safe manufacturing with a standard ESD control process.
- (3) JEDEC document JEP157 states that 250 V CDM allows safe manufacturing with a standard ESD control process.

## 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
		PWR_VIN, PWR1,2,3,4,5,6,7_VIN, VINA, ILLUM_VIN, ILLUM_A,B_VIN, DRST_VIN	6	20	
		CH1,2,3_SWITCH, ILLUM_A,B_FB,	-0.1	6.3	
		INT_Z, PROJ_ON	-0.1	6	
		PWR1,2,5,6,7_FB	-0.1	5	
VI	Input voltage	ACMPR_REF, CH_SEL_0,1, SPI_CLK, SPI_MOSI, SPI_SS_Z	-0.1	3.6	V
		RLIM_BOT_K_1,2	-0.1	0.1	
		ACMPR_IN_1,2,3, LABB_IN_LABB	-0.1	1.5	
		SPI_VIN	1.7	3.6	
		RLIM_K_1,2	-0.1	0.25	
		ILLUM_A,B_COMP1,2	-0.1	5.7	
T <sub>A</sub>	Ambient temperature		0	70	°C
TJ	Operating junction tempera	ature	0	120	°C

### 6.4 Thermal Information

		DLPA3000	
	THERMAL METRIC <sup>(1)</sup>	HTQFP (PFD)	UNIT
		100 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance (2)	7.0	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance (3)	0.7	°C/W
ΨЈТ	Junction-to-top characterization parameter (4)	0.6	°C/W
ΨЈВ	Junction-to-board characterization parameter (5)	3.4	°C/W

- (1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report (SPRA953).
- (2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, but since the device is intended to be cooled with a heatsink from the top case of the package, the simulation includes a fan and heatsink attached to the DLPA3000. The heatsink is a 22 mm × 22 mm × 12 mm aluminum pin fin heatsink with a 12 × 12 × 3 mm stud. Base thickness is 2 mm and pin diameter is 1.5 mm with an array of 6 × 6 pins. The heatsink is attached to the DLPA3000 with 100 um thick thermal grease with 3 W/m-K thermal conductivity. The fan is 20 × 20 × 8 mm with 1.6 cfm open volume flow rate and 0.22 in. water pressure at stagnation.
- (3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
- (4) The junction-to-top characterization parameter, ψ<sub>JT</sub>, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining Rθ<sub>JA</sub>, using a procedure described in JESD51-2a (sections 6 and 7), but modified to include the fan and heatsink described in note 2.
- (5) The junction-to-board characterization parameter, ψ<sub>JB</sub>, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining Rθ<sub>JA</sub>, using a procedure described in JESD51-2a (sections 6 and 7), but modified to include the fan and heatsink described in note 2.



## 6.5 Electrical Characteristics

over operating free-air temperature range.  $V_{IN}$  = 12 V,  $T_A$  = 0 to +70°C, typical values are at  $T_A$  = 25°C, configuration according to *Typical Applications* ( $V_{IN}$  =12 V,  $I_{OUT}$  = 6 A, LED, internal FETs) (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		SUPPLIES			<u>"</u>	
NPUT VOLT	AGE					
/ <sub>IN</sub>	Input voltage range	VINA – pin	6 <sup>(1)</sup>	12	20	V
J <sub>LOW BAT</sub>	Low battery warning threshold	VINA falling (via 5 bit trim function)	3.9		18.4	V
	Hysteresis	VINA rising		90		mV
,	UVLO threshold	VINA falling (via 5 bit trim function)	3.9		18.4	V
/UVLO	Hysteresis	VINA rising		90		mV
STARTUP	Startup voltage	DMD_VBIAS, DMD_VOFFSET, DMD_VRESET loaded with 10 mA	6			V
NPUT CURR	ENT					
IDLE	Idle current	IDLE mode, all VIN pins combined		15		μΑ
STD	Standby current	STANDBY mode, analog, internal supplies and LDOs enabled, DMD, ILLUMINATION and BUCK CONVERTERS disabled.		3.7		mA
Q_DMD	Quiescent current (DMD)	Quiescent current DMD block (in addtion to I <sub>STD</sub> ) with DMD type TRP, VINA + DRST_VIN		0.49		mA
Q_ILLUM	Quiescent current (ILLUM)	Quiescent current ILLUM block (in addtion to I <sub>STD</sub> ) in 6 A LED configuration, internal FETs, V_openloop= 3 V (0x18, ILLUM_OLV_SEL), VINA + ILLUM_VIN + ILLUM_A_VIN + ILLUM_B_VIN		21		mA
		Quiescent current per BUCK converter (in addtion to I <sub>STD</sub> ), Normal mode, VINA + PWR_VIN + PWR1,2,5,6,7_VIN, PWR1,2,5,6,7_VOUT = 1 V		4.3		
Q_BUCK	Quiescent current (per BUCK)	Quiescent current per BUCK converter (in addtion to I <sub>STD</sub> ), Normal mode, VINA + PWR_VIN + PWR1,2,5,6,7_VIN, PWR1,2,5,6,7_VOUT = 5 V		15		mA
INPUT VOLT VIN VLOW_BAT VUVLO VSTARTUP INPUT CURE INDLE ISTD IQ_DMD IQ_ILLUM IQ_BUCK INTERNAL S VSUP_5P0V VSUP_2P5V		Quiescent current per BUCK converter (in addtion to I <sub>STD</sub> ), Cycle-skipping mode, VINA + PWR_VIN + PWR1,2,5,6,7_VIN = 1 V		0.41		
		Quiescent current per BUCK converter (in addtion to I <sub>STD</sub> ), Cycle-skipping mode, VINA + PWR_VIN + PWR1,2,5,6,7_VIN = 5 V		0.46		
Q_TOTAL	Quiescent current (Total)	Typical Application: 6 A LED, Internal FETs, DMD type TRP. ACTIVE mode, all VIN pins combined, DMD, ILLUMINATION and PWR1,2 enabled, PWR3,4,5,6,7 disabled.		38		mA
NTERNAL S	UPPLIES					
/ <sub>SUP_5P0V</sub>	Internal supply, analog			5		V
/ <sub>SUP_2P5V</sub>	Internal supply, logic			2.5		V

<sup>(1)</sup> V<sub>IN</sub> must be higher than the UVLO voltage setting, including after accounting for AC noise on V<sub>IN</sub>, for the DLPA3000 to fully operate. While 6.0 V is the min V<sub>IN</sub> voltage supported, TI recommends that the UVLO is never set below 6.21 V. 6.21 V gives margin above 6.0 V to protect against the case where someone suddenly removes V<sub>IN</sub>'s power supply which causes the V<sub>IN</sub> voltage to drop rapidly. Failure to keep V<sub>IN</sub> above 6.0 V before the mirrors are parked and V<sub>OFS</sub>, V<sub>RST</sub>, and V<sub>BIAS</sub> supplies are properly shut down can result in permanent damage to the DMD. Since 6.21 V is 0.21 V above 6.0 V, when UVLO trips there is time for the DLPA3000 and DLPC343x to park the DMD mirrors and do a fast shut down of supplies V<sub>OFS</sub>, V<sub>RST</sub>, and V<sub>BIAS</sub>. For whatever UVLO setting is used, if V<sub>IN</sub>'s power supply is suddenly removed enough bulk capacitance should be included on V<sub>IN</sub> inside the projector to keep V<sub>IN</sub> above 6.0 V for at least 100us after UVLO trips.



# **Electrical Characteristics (continued)**

over operating free-air temperature range.  $V_{IN}$  = 12 V,  $T_A$  = 0 to +70°C, typical values are at  $T_A$  = 25°C, configuration according to *Typical Applications* ( $V_{IN}$  =12 V,  $I_{OUT}$  = 6 A, LED, internal FETs) (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		DMD - LDO DMD				
V <sub>DRST_VIN</sub>			6	12	20	V
V <sub>DRST_5P5V</sub>				5.5		V
DOOOD	Davis and DDOT SDSV	Rising		80%		
PGOOD	Power good DRST_5P5V	Falling		60%		
OVP	Overvoltage protection DRST_5P5V			7.2		V
	Regulator dropout	At 25 mA, VDRST_VIN= 5.5 V		56		mV
	Regulator current limit <sup>(2)</sup>		300	340	400	mA
		DMD - REGULATOR				
_		Switch A (from DRST_5P5V to DRST_HS_IND)		920		
R <sub>DS(ON)</sub>	MOSFET ON-resistance	Switch B (from DRST_LS_IND to DRST_PGND)		450		mΩ
V	Company voltage drep	Switch C (from DRST_LS_IND to DRST_VBIAS $^{(2)}$ ), VDRST_LS_IND = 2 V, I <sub>F</sub> = 100 mA		1.21		V
V <sub>FW</sub>	Forward voltage drop	Switch D (from DRST_LS_IND to DRST_VOFFSET $^{(2)}$ ), VDRST_LS_IND = 2 V, $I_F = 100 \text{ mA}$		1.22		V
t <sub>DIS</sub>	Rail Discharge time	C <sub>OUT</sub> = 1 μF			40	μs
t <sub>PG</sub>	Power-good timeout	Not tested in production		15		ms
I <sub>LIMIT</sub>	Switch current limit	DMD type TRP		610		mA
VOFFSET RE	GULATOR					
V <sub>OFFSET</sub>	Output voltage	DMD type TRP		10		V
	DC output voltage accuracy	DMD type TRP, I <sub>OUT</sub> = 10 mA	-0.3		0.3	V
	DC Load regulation	DMD type TRP, I <sub>OUT</sub> = 0 to 10 mA		-10		V/A
	DC Line regulation	DMD type TRP, I <sub>OUT</sub> = 10 mA, DRST_VIN = 8 V to 20 V		<b>-</b> 5		mV/V
V <sub>RIPPLE</sub>	Output ripple	DMD type TRP, I <sub>OUT</sub> = 10 mA, C <sub>OUT</sub> = 1 µF		200		mVpp
I <sub>OUT</sub>	Output current	DMD type TRP	0.1		10	mA
	Power-good threshold	VOFFSET rising		86%		
PGOOD	(fraction of nominal output voltage)	VOFFSET falling		66%		
С	Output capacitor	DMD type TRP, recommended value (use same value as output capacitor on VRESET)	1			μF
		t <sub>DISCHARGE</sub> <40 μs at VIN = 8 V			1	
VBIAS REGU	LATOR					
$V_{BIAS}$	Output voltage	DMD type TRP		18		V
	DC output voltage accuracy	DMD type TRP, I <sub>OUT</sub> = 10 mA	-0.3		0.3	V
	DC Load regulation	DMD type TRP, I <sub>OUT</sub> = 0 to 10 mA		-18		V/A
	DC Line regulation	DMD type TRP, I <sub>OUT</sub> = 10 mA, DRST_VIN = 8 V to 20 V		-3		mV/V
V <sub>RIPPLE</sub>	Output ripple	DMD type TRP, I <sub>OUT</sub> = 10 mA, C <sub>OUT</sub> = 470 nF		200		mVpp
l <sub>out</sub>	Output current	DMD type TRP	0.1		10	mA
	Power-good threshold	VBIAS rising		86%		
PGOOD	(fraction of nominal output voltage)	VBIAS falling		66%		

# (2) Including rectifying diode.



# **Electrical Characteristics (continued)**

over operating free-air temperature range.  $V_{IN} = 12 \text{ V}$ ,  $T_A = 0 \text{ to } +70 ^{\circ}\text{C}$ , typical values are at  $T_A = 25 ^{\circ}\text{C}$ , configuration according to *Typical Applications* ( $V_{IN} = 12 \text{ V}$ ,  $I_{OUT} = 6 \text{ A}$ , LED, internal FETs) (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
С	Output capacitor	DMD type TRP, recommended value (use same or smaller value as output capacitors VOFFSET / VRESET)				nF
		t <sub>DISCHARGE</sub> <40 µs at VIN = 8 V			470	
VRESET REG	GULATOR					
$V_{RST}$	Output voltage	DMD type TRP		-14		V
	DC output voltage accuracy	DMD type TRP, I <sub>OUT</sub> = 10 mA	-0.3		0.3	V
	DC Load regulation	DMD type TRP, I <sub>OUT</sub> = 0 to 10 mA		-4		V/A
	DC Line regulation	DMD type TRP, I <sub>OUT</sub> = 10 mA, DRST_VIN = 8 to 20 V		-2		mV/V
V <sub>RIPPLE</sub>	Output ripple	DMD type TRP, I <sub>OUT</sub> = 10 mA, C <sub>OUT</sub> = 1 μF		120		mVpp
I <sub>OUT</sub>	Output current	DMD type TRP	0.1		10	mA
PGOOD	Power-good threshold			90%		
С	Output capacitor	DMD type TRP, recommended value (use same value as output capacitor on VOFFSET)	1			μF
		t <sub>DISCHARGE</sub> <40 µs at VIN = 8 V			1	
		DMD - BUCK CONVERTERS				
OUTPUT VOL	LTAGE					
V <sub>PWR 1 VOUT</sub>	Output Voltage	DMD type TRP		1.1		V
V <sub>PWR_2_VOUT</sub>	Output Voltage	DMD type TRP		1.8		V
	DC output voltage accuracy	DMD type TRP, I <sub>OUT</sub> = 0 mA	-3%		3%	
MOSFET	, ,	71				
R <sub>ON,H</sub>	High side switch resistance	25°C, V <sub>PWR_1,2_Boost</sub> – V <sub>PWR1,2_SWITCH</sub> = 5.5 V		150		mΩ
R <sub>ON,L</sub>	Low side switch resistance (3)	25°C		85		mΩ
LOAD CURRI		+				
	Allowed load current <sup>(4)</sup> .				3	Α
I <sub>OCL</sub>	Current limit <sup>(3)</sup>	L <sub>OUT</sub> = 3.3 μH	3.2	3.6	4.2	Α
	IER CONTROL	001 1				
t <sub>ON</sub>	On time	V <sub>IN</sub> = 12 V, V <sub>O</sub> = 5 V		120		ns
t <sub>OFF(MIN)</sub>	Minimum off time <sup>(3)</sup>	T <sub>A</sub> = 25°C, V <sub>FB</sub> = 0 V		270		ns
START-UP		A = 0, 11B 0 1				
	Soft start		1	2.5	4	ms
PGOOD	2 - 1		· ·		•	
Ratio <sub>OV</sub>	Overvoltage protection			120%		
Ratio <sub>PG</sub>	Relative power good level	Low to High		72%		
		ILLUMINATION - LDO ILLUM		. = / 0		
V <sub>ILLUM_VIN</sub>			6	12	20	V
V <sub>ILLUM_5P5V</sub>				5.5		V
		Rising		80%		•
PGOOD	Power good ILLUM_5P5V	Falling		60%		
OVP	Overvoltage protection ILLUM_5P5V			7.2		V
	Regulator dropout	At 25 mA, V <sub>ILLUM_VIN</sub> = 5.5 V		53		mV
	Regulator current limit <sup>(3)</sup>		300	340	400	mA

<sup>(3)</sup> Not production tested.

<sup>(4)</sup> Care should be taken not to exceed the max power dissipation. Please refer to *Thermal Considerations*.



# **Electrical Characteristics (continued)**

over operating free-air temperature range.  $V_{IN}$  = 12 V,  $T_A$  = 0 to +70°C, typical values are at  $T_A$  = 25°C, configuration according to *Typical Applications* ( $V_{IN}$  =12 V,  $I_{OUT}$  = 6 A, LED, internal FETs) (unless otherwise noted).

Public		PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Velumi A.B. in   Input supply voltage range		TANAMILILIX		IVIII4		WAX	ONT
Section   Sec	V	Input supply voltage range	ILLUMINATION - DRIVER A,B	6	12	20	V
Sew   Oscillator frequency   3 V < V <sub>IN</sub> < 20 V   600   kHz		iliput supply voltage range		0	12	20	V
HDRV off to LDRV on, TRDLY = 0		Oscillator fraguency	3 V = V = 20 V		600	I	ЬНэ
Deal	JSW	Oscillator frequency	1				KI IZ
LDRV off to HDRV on, TRDLY = 0   35		Output driver deed time	·				no
MAXIMUM CURRENTS   High-side drive over current (6 A use case).	<sup>L</sup> DEAD	Output driver dead time	·				ns
HSD OC   High-side drive over current   Internal switches, I <sub>DS</sub> threshold, single buck (6 A use case).   A	MAYIMI IM CI II	DDENTS	LDRV off to HDRV on, TRDLY = 0		35		
LSD MC	WAXIWOW CO	KKENIS	Internal autitabas I starophald aingle buels				
LSD MC   Low-side drive maximum allowed current   Log threshold, single buck (6 A use case)	HSD OC	High-side drive over current	(6 A use case).	9.5			Α
No	LSD MC		I <sub>DS</sub> threshold, single buck 9.5			Α	
PGOOD   PGOOD   PGOOD   PGOOD   PGOOD   PGOOD   PGOOD   Power FETs   Power FETs   High-Side, T <sub>A</sub> = 25°C, V <sub>ILLUM_AB_BOOST</sub> - 150   Power FETs   Power FETs   High-Side, T <sub>A</sub> = 25°C, V <sub>ILLUM_AB_BOOST</sub> - 150   Power FETs   P	BOOT DIODE						
RatioUV         Undervoltage protection         89%           POWER FETS           R <sub>ON</sub> Power FETs         High-Side,T <sub>A</sub> = 25°C, V <sub>ILLUM_AB_BOOST - 100 mg/L<sub>ILM_AB_SW = 5.5 V         150 mg/L<sub>ILM_AB_SW = 5.5 V         mΩ           RGB STROBE CONTROLLER SWITCHES         R<sub>ON</sub>         ON-resistance         CH1,2,3_SWITCH         30 45 mg/L<sub>ILM_AB_SW = 5.5 V         mΩ           LLEAK         OFF-state leakage current         V<sub>S</sub> = 5.0 V         0.1 μA         μA           LED CURRENT CONTROL         Ratio with respect to V<sub>ILLUM_AB_VIN</sub>         0.85x        </sub></sub></sub></sub>	$V_{DFWD}$	•	I <sub>BOOT</sub> = 5 mA		0.75		V
POWER FETS         High-Side,T <sub>A</sub> = 25°C, V <sub>ILLUM_AB_BOOST</sub> – 150         mΩ           RGN         Power FETS         High-Side,T <sub>A</sub> = 25°C, V <sub>ILLUM_AB_BOOST</sub> – 150         mΩ           RGB STROBE CONTROLLER SWITCHES           RON         ON-resistance         CH1,2,3_SWITCH         30         45         mΩ           I <sub>LEAK</sub> OFF-state leakage current         V <sub>DS</sub> = 5.0 V         0.1         µA           LED current         Ratio with respect to V <sub>ILLUM_AB_VIN</sub> 0.85x         Current LED current           V <sub>LED_ANODE</sub> LED anode voltage <sup>(3)</sup> Cutted imitation).         Ratio with respect to V <sub>ILLUM_AB_VIN</sub> 0.85x         Current of Sex           LED         LED current         Putted Current fire time         V <sub>ILLUM_AB_VIN</sub> ≥ 8 V. See register         300         6000         mA           DC current offset, CH1,2,3_SWITCH         R <sub>LIM</sub> = 25 mΩ         -75         0         75         mA           Transient LED current limit range (programmable)         20% higher than I <sub>LED</sub> . Min-setting, R <sub>ILM</sub> = 25 mΩ.         8         A           I <sub>RIM</sub> = 25 mΩ         20 mΩ.         20 mΩ.         8         B           We promose the programmable of t	PGOOD						
High-Side, T <sub>A</sub> = 25°C, V <sub>ILLUM_AB_BOOST</sub>   150	RatioUV	Undervoltage protection			89%		
RON         Power FETS         ILLUM A.B. SW = 5.5 V   Low-side, T <sub>A</sub> = 25°C         MO           RGB STROBE CONTROLLER SWITCHES           RON         ON-resistance         CH1,2,3_SWITCH         30         45         mΩ           I <sub>LEAK</sub> OFF-state leakage current         V <sub>DS</sub> = 5.0 V         0.1         μA           LED CURRENT CONTROL           Ratio with respect to V <sub>ILLUM-A.BVIN</sub> (Duty cycle limitation).         0.85x	POWER FETs						
Low-side, T <sub>A</sub> = 25°C   85	Ron	Power FETs			150		mO
RGB STROBE CONTROLLER SWITCHES           RON         ON-resistance         CH1,2,3_SWITCH         30         45         mΩ           I <sub>LEAK</sub> OFF-state leakage current         V <sub>DS</sub> = 5.0 V         0.1         μA           LED CURRENT CONTROL         V <sub>LED_ANODE</sub> LED anode voltage <sup>(3)</sup> Ratio with respect to V <sub>ILLUM_AB_VIN</sub> (Duty cycle limitation).         0.85x	· ·ON				85		
LEAK         OFF-state leakage current         VDS= 5.0 V         0.1         μA           LED CURRENT CONTROL         VLED ANODE         Ratio with respect to VILLUM_AB_VIN (Duty cycle limitation).         0.85x         Colspan="4">Colspan="4	RGB STROBE	CONTROLLER SWITCHES					
LEAK         OFF-state leakage current         VDS= 5.0 V         0.1         μA           LED CURRENT CONTROL         VLED ANODE         Ratio with respect to VILLUM_AB_VIN (Duty cycle limitation).         0.85x         Colspan="4">Colspan="4	R <sub>ON</sub>	ON-resistance	CH1,2,3_SWITCH		30	45	mΩ
LED CURRENT CONTROL           V <sub>LED_ANODE</sub> LED anode voltage(3)         Ratio with respect to V <sub>ILLUM_A,B_VIN</sub> (Duty cycle limitation).         0.85x           I <sub>LED</sub> LED currents         V <sub>ILLUM_A,B_VIN</sub> ≥ 8 V. See register SWx_IDAC[9:0] for settings.         300         6000         mA           DC current offset, CH1,2,3_SWITCH         R <sub>LIM</sub> = 25 mΩ         -75         0         75         mA           Transient LED current limit range (programmable)         20% higher than I <sub>LED</sub> . Min-setting, R <sub>LIM</sub> = 25 mΩ.         0.67         A           t <sub>RISE</sub> Current rise time         I <sub>LED</sub> from 5% to 95%, I <sub>LED</sub> = 300 mA, transient current limit disabled (3).         50         μs           BUCK CONVERTERS - LDO_BUCKS           V <sub>PWR_VIN</sub> Input voltage range PWR1,2,5,6,7_VIN         6         12         20         V           V <sub>PWR_SPSV</sub> PWR_5P5V         5.5         V           PGOOD         Power good PWR_5P5V         Rising         80%           Falling         60%         V           OVP         Overvoltage Protection PWR_5P5V         At 25 mA, V <sub>PWR_VIN</sub> = 5.5 V         41         mV	_	OFF-state leakage current	V <sub>DS</sub> = 5.0 V			0.1	μΑ
V_{LED_ANODE   LED anode voltage (3)   (Duty cycle limitation).   (Duty			-			*	-
LED currents   V <sub>ILLUM_A,B, VIN</sub> ≥ 8 V. See register   SWx_IDAC[9:0] for settings.   300   6000   mA	V <sub>LED</sub> ANODE	LED anode voltage (3)	Ratio with respect to V <sub>ILLUM_A,B_VIN</sub> (Duty cycle limitation).	0.85x			
DC current offset, CH1,2,3_SWITCH   R <sub>LIM</sub> = 25 mΩ   -75   0   75   mA						6.3	V
CH1,2,3_SWITCH         RLM = 25 mΩ         -75         0         75         mA           Transient LED current limit range (programmable)         20% higher than I <sub>LED</sub> . Min-setting, R <sub>LIM</sub> = 25 mΩ.         0.67         A           4 k <sub>IIM</sub> = 25 mΩ.         8         8           U <sub>LED</sub> from 5% to 95%, I <sub>LED</sub> = 300 mA, transient current limit disabled (3).         50         μs           BUCK CONVERTERS - LDO_BUCKS           V <sub>PWR_VIN</sub> PWR1,2,5,6,7_VIN         6         12         20         V           V <sub>PWR_SP5V</sub> PWR_5P5V         5.5         V           PGOOD         Power good PWR_5P5V         Rising         80%           Falling         60%         7.2         V           OVP         Overvoltage Protection PWR_5P5V         A         7.2         V           Regulator dropout         At 25 mA, V <sub>PWR_VIN</sub> = 5.5 V         41         mV	I <sub>LED</sub>	LED currents	$V_{\text{ILLUM\_A,B\_VIN}} \ge 8 \text{ V. See register}$ SWx_IDAC[9:0] for settings.	300		6000	mA
Transient LED current limit range (programmable)   R <sub>LIM</sub> = 25 mΩ.   20% higher than I <sub>LED</sub> . Max-setting, R <sub>LIM</sub> = 25 mΩ.   8     A		•	$R_{LIM}$ = 25 m $\Omega$	<b>-75</b>	0	75	mA
Range (programmable)   20% higher than I <sub>LED</sub> . Max-setting, R <sub>LIM</sub> = 25 mΩ.   8		Transient LED current limit			0.67		^
Current limit disabled (3)   So   PS		range (programmable)			8		А
V <sub>PWR_VIN</sub> Input voltage range PWR1,2,5,6,7_VIN         6         12         20         V           V <sub>PWR_5P5V</sub> PWR_5P5V         5.5         V           PGOOD         Power good PWR_5P5V         Rising 80% Falling         80% 60%           OVP         Overvoltage Protection PWR_5P5V         7.2         V           Regulator dropout         At 25 mA, V <sub>PWR_VIN</sub> = 5.5 V         41         mV	t <sub>RISE</sub>	Current rise time	I <sub>LED</sub> from 5% to 95%, I <sub>LED</sub> = 300 mA, transient current limit disabled <sup>(3)</sup> .			50	μs
VPWR_VIN         PWR1,2,5,6,7_VIN         6         12         20         V           VPWR_5P5V         Falling         5.5         V           PGOOD         Power good PWR_5P5V         Rising         80%           Falling         60%           OVP         Overvoltage Protection PWR_5P5V         7.2         V           Regulator dropout         At 25 mA, VPWR_VIN= 5.5 V         41         mV			BUCK CONVERTERS - LDO_BUCKS				
PGOOD         Power good PWR_5P5V         Rising         80%           Falling         60%           OVP         Overvoltage Protection PWR_5P5V         7.2         V           Regulator dropout         At 25 mA, V <sub>PWR_VIN</sub> = 5.5 V         41         mV	V <sub>PWR_VIN</sub>			6	12	20	V
PGOOD         Power good PWR_5P5V         Falling         60%           OVP         Overvoltage Protection PWR_5P5V         7.2         V           Regulator dropout         At 25 mA, V <sub>PWR_VIN</sub> = 5.5 V         41         mV	V <sub>PWR_5P5V</sub>	PWR_5P5V			5.5		٧
OVP         Overvoltage Protection PWR_5P5V         7.2         V           Regulator dropout         At 25 mA, V <sub>PWR_VIN</sub> = 5.5 V         41         mV	B000B	Davis and DMD (EDE)	Rising		80%		
PWR_5P5V 7.2 V  Regulator dropout At 25 mA, V <sub>PWR_VIN</sub> = 5.5 V 41 mV	PGOOD	Power good PWR_5P5V	Falling		60%		
Regulator dropout At 25 mA, V <sub>PWR_VIN</sub> = 5.5 V 41 mV	OVP				7.2		V
		Regulator dropout	At 25 mA, V <sub>PWR VIN</sub> = 5.5 V		41		mV
		Regulator current limit <sup>(2)</sup>	_	300	340	400	mA



# **Electrical Characteristics (continued)**

over operating free-air temperature range.  $V_{IN} = 12 \text{ V}$ ,  $T_A = 0 \text{ to } +70 ^{\circ}\text{C}$ , typical values are at  $T_A = 25 ^{\circ}\text{C}$ , configuration according to *Typical Applications* ( $V_{IN} = 12 \text{ V}$ ,  $I_{OUT} = 6 \text{ A}$ , LED, internal FETs) (unless otherwise noted).

	PARAMETER	/, I <sub>OUT</sub> = 6 A, LED, internal FETs) (unless oth	MIN	TYP	MAX	UNIT
		RTERS - GENERAL PURPOSE BUCK CONVER			1117 (7)	O.U.
OUTPUT VOLTA		THE SERVICE TORK OUR BOOK SONVER	TERO			
V <sub>PWR_5,6,7_</sub> VOUT	Output voltage (General purpose buck1,2,3)	8-bit programmable	1		5	V
	DC output voltage accuracy	I <sub>OUT</sub> = 0 mA	-3.5%		3.5%	
MOSFET		,			L	
R <sub>ON,H</sub>	High side switch resistance	25°C, V <sub>PWR5,6,7_Boost</sub> – V <sub>PWR5,6,7_SWITCH</sub> = 5.5	<sub>Roost</sub> – V <sub>PWR5,6,7_SWITCH</sub> = 5.5			mΩ
R <sub>ON,L</sub>	Low side switch resistance (3)	25°C 85			mΩ	
LOAD CURRENT						
	Allowed load current PWR6 <sup>(4)</sup> .			2		Α
	Allowed load current PWR5, PWR7 <sup>(4)</sup> .	Buck converters should not be used at this time, they will become available in the future.				Α
I <sub>OCL</sub>	Current limit (3)(4)	L <sub>OUT</sub> = 3.3 μH	3.2	3.6	4.2	Α
ON-TIME TIMER	CONTROL					
t <sub>ON</sub>	On time	$V_{IN} = 12 \text{ V}, V_{O} = 5 \text{ V}$		120		ns
t <sub>OFF(MIN)</sub>	Minimum off time <sup>(3)</sup>	T <sub>A</sub> = 25°C, V <sub>FB</sub> = 0 V		270	310	ns
START-UP		<u> </u>				
	Soft start		1	2.5	4	ms
PGOOD		1			-	
Ratio <sub>OV</sub>	Overvoltage protection			120%		
Ratio <sub>PG</sub>	Relative power good level	Low to high		72%		
· · · · · · · · · · · · · · · · · · ·	The second secon	AUXILIARY LDOs		1270		
V <sub>PWR3,4_VIN</sub>	Input voltage range	LDO1 (PWR4), LDO2 (PWR3)	3.3	12	20	V
PGOOD	Power good PWR3,4_VOUT	PWR3,4_VOUT rising	0.0	80%		
	· · · · · · · · · · · · · · · · · · ·	PWR3,4_VOUT falling		60%		
OVP	Overvoltage protection PWR3,4 VOUT	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		7		V
	DC output voltage accuracy PWR3,4_VOUT	I <sub>OUT</sub> = 0 mA	-3%		3%	
	Regulator current limit <sup>(3)</sup>		300	340	400	mA
t <sub>ON</sub>	Turn-on time	to 80% of V <sub>OUT</sub> = PWR3 and PWR4, C= 1 μF		40		μs
LDO2 (PWR3)		те селе се тобі				
V <sub>PWR3_VOUT</sub>	Output voltage PWR3_VOUT			2.5		V
FWK3_VOOT	Load current capability			200		mA
	DC load regulation PWR3_VOUT	V <sub>OUT</sub> = 2.5 V, I <sub>OUT</sub> = 5 to 200 mA		-70		mV/A
	DC line regulation PWR3_VOUT	V <sub>OUT</sub> = 2.5 V, I <sub>OUT</sub> = 5 mA, PWR3_VIN = 3.3 to 20 V		30		μV/V
LDO1 (PWR4)						
V <sub>PWR4_VOUT</sub>	Output voltage PWR4_VOUT			3.3		V
	Load current capability			200		mA
	DC load regulation PWR4_VOUT	V <sub>OUT</sub> = 3.3 V, I <sub>OUT</sub> = 5 to 200 mA		-70		mV/A
	DC line regulation PWR4_VOUT	V <sub>OUT</sub> = 3.3V, I <sub>OUT</sub> = 5 mA, PWR4_VIN= 4 to 20 V		30		μV/V

<sup>(5)</sup> General Purpose Buck2 (PWR6) currently supported, others will be available in the future.



# **Electrical Characteristics (continued)**

over operating free-air temperature range.  $V_{IN}$  = 12 V,  $T_A$  = 0 to +70°C, typical values are at  $T_A$  = 25°C, configuration according to *Typical Applications* ( $V_{IN}$  =12 V,  $I_{OUT}$  = 6 A, LED, internal FETs) (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Regulator dropout	At 25 mA, $V_{OUT}$ = 3.3 V, $V_{PWR4\_VIN}$ = 3.3 V		48		mV
		MEASUREMENT SYSTEM				
AFE						
		AFE_GAIN[1:0] = 01		1		
G	Amplifier gain (PGA)	AFE_GAIN[1:0] = 10		9.5		V/V
		AFE_GAIN[1:0] = 11		18		
		PGA, AFE_CAL_DIS = 1 <sup>(3)</sup>	-1		1	
V <sub>OFS</sub>	Input referred offset voltage	Comparator <sup>(3)</sup>	-1.5		+1.5	mV
		To 1% of final value <sup>(3)</sup> .		46	67	
T <sub>RC</sub>	Settling time	To 0.1% of final value <sup>(3)</sup> .		69	100	μs
V <sub>ACMPR_IN_1,2,3</sub>	Input voltage Range ACMPR_IN_1,2,3		0		1.5	V
LABB						
		To 1% of final value <sup>(3)</sup> .		4.6	6.6	
T <sub>RC</sub>	Settling time	To 0.1% of final value <sup>(3)</sup> .		7	10	μs
V <sub>ACMPR_IN_LABB</sub>	Input voltage range ACMPR_IN_LABB		0		1.5	V
	Sampling window ACMPR_IN_LABB	Programmable per 7 μs	7		28	μs
		COLOR WHEEL PWM				
CLK_OUT	Clock output frequency			2.25		MHz
V <sub>CW_SPEED_PWM</sub> _OUT	Voltage range CW_SPEED_PWM_OUT	Average value programmable in 16 bits	0		5	V
		ROL - LOGIC LEVELS AND TIMING CHARACT	ERISTICS			
V <sub>SPI</sub>	SPI supply voltage range	SPI_VIN	1.7		3.6	V
Ol 1		RESETZ, CMP_OUT, CLK_OUT. I <sub>O</sub> = 0.3 mA sink current	0		0.3	
$V_{OL}$	Output low-level	SPI_DOUT. I <sub>O</sub> = 5 mA sink current	0		0.3 <b>x</b> V <sub>SPI</sub>	V
		INTZ. I <sub>O</sub> = 1.5 mA sink current	0		0.3 × V <sub>SPI</sub>	
V <sub>OH</sub>	Output high-level	RESETZ, CMP_OUT, CLK_OUT. I <sub>O</sub> = 0.3 mA source current	1.3		2.5	V
	1 0	SPI_DOUT. I <sub>O</sub> = 5 mA source current	$0.7 \times V_{SPI}$		$V_{SPI}$	
		PROJ_ON, LED_SEL0, LED_SEL1	0		0.4	
$V_{IL}$	Input low-level	SPI_CSZ, SPI_CLK, SPI_DIN	0		0.3 <b>x</b> V <sub>SPI</sub>	V
	Leavest Blade Level 1	PROJ_ON, LED_SEL0, LED_SEL1	1.2			.,
V <sub>IH</sub>	Input high-level	SPI_CSZ, SPI_CLK, SPI_DIN	0.7 × V <sub>SPI</sub>		$V_{SPI}$	V
I <sub>BIAS</sub>	Input bias current	V <sub>IO</sub> = 3.3 V, any digital input pin			0.1	μΑ
	ODI alsol (a.e. (6)	Normal SPI mode, DIG_SPI_FAST_SEL = 0, $f_{OSC}$ = 9 MHz	0		36	
SPI_CLK	SPI clock frequency <sup>(6)</sup>	Fast SPI mode, DIG_SPI_FAST_SEL = 1, $V_{SPI} > 2.3 \text{ V}$ , $f_{OSC} = 9 \text{ MHz}$	20		40	MHz
t <sub>DEGLITCH</sub>	Deglitch time	LED_SEL0, LED_SEL1 <sup>(3)</sup> .		300		ns
		INTERNAL OSCILLATOR				
$f_{ m OSC}$	Oscillator frequency			9		MHz
, 555	Frequency accuracy	T <sub>A</sub> = 0 to 70°C	-5%	-	5%	
		n - 17 17 7	ì		0,5	

<sup>(6)</sup> Maximum depends linearly on oscillator frequency  $f_{\rm OSC}$ .



# **Electrical Characteristics (continued)**

over operating free-air temperature range.  $V_{IN}$  = 12 V,  $T_A$  = 0 to +70°C, typical values are at  $T_A$  = 25°C, configuration according to *Typical Applications* ( $V_{IN}$  =12 V,  $I_{OUT}$  = 6 A, LED, internal FETs) (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		THERMAL SHUTDOWN				
T <sub>WARN</sub>	Thermal warning (HOT threshold)			120		°C
.,,,,,,,	Hysteresis			10		
T <sub>SHTDWN</sub>	Thermal shutdown (TSD threshold)			150		°C
	Hysteresis			15		

The timing parameters (SPI Timing Parameters) and the SPI timing diagram (Figure 1) are given.

# 6.6 SPI Timing Parameters

SPI\_VIN = 3.6 V  $\pm$  5%, T<sub>A</sub> = 0 to 70°C, C<sub>L</sub> = 10 pF (unless otherwise noted).

	PARAMETER	MIN	MAX	UNIT
f <sub>CLK</sub>	Serial clock frequency	0	40	MHz
t <sub>CLKL</sub>	Pulse width low, SPI_CLK, 50% level	10		ns
t <sub>CLKH</sub>	Pulse width high, SPI_CLK, 50% level	10		ns
t <sub>t</sub>	Transition time, 20% to 80% level, all signals	0.2	4	ns
t <sub>CSCR</sub>	SPI_SS_Z falling to SPI_CLK rising, 50% level	8		ns
t <sub>CFCS</sub>	SPI_CLK falling to SPI_CSZ rising, 50% level		1	ns
t <sub>CDS</sub>	SPI_MOSI data setup time, 50% level	7		ns
t <sub>CDH</sub>	SPI_MOSI data hold time, 50% level	6		ns
t <sub>iS</sub>	SPI_MISO data setup time, 50% level	10		ns
t <sub>iH</sub>	SPI_MISO data hold time, 50% level	0		ns
t <sub>CFDO</sub>	SPI_CLK falling to SPI_MISO data valid, 50% level		13	ns
t <sub>CSZ</sub>	SPI_CSZ rising to SPI_MISO HiZ		6	ns




Figure 1. SPI Timing Diagram

# 7 Detailed Description

#### 7.1 Overview


The DLPA3000 is a highly integrated power management IC optimized for DLP Pico Projector systems. It is targeting accessory applications up to several hundreds of lumen and is designed to support a wide variety of high-current LEDs. The Projector system supports the TRP type of digital mirror device (DMD). *Functional Block Diagram* shows a typical DLP Pico Projector implementation using the DLPA3000.

Part of the projector is the projector module which is an optimized combination of components consisting of for instance DLPA3000, LEDs, DMD, DLPC chip, memory and optional sensors/fans. The front-end chip controls the projector module. More information about the system and projector module configuration can be found in a separate application note.

Within the DLPA3000 several blocks can be distinguished. The blocks are listed below and subsequently discussed in detail:

- 1. Supply and monitoring: Creates internal supply and reference voltages and has functions such as thermal protection and low battery warning.
- 2. Illumination: Block to control the light. Contains drivers, strobe decoder for the LEDs and power conversion
- 3. DMD: Generates voltages and their specific timing for the DMD. Contains regulators and DMD/DLPC buck converters.
- 4. Buck converters: General purpose buck converters
- 5. Auxilairy LDOs: Fixed voltage LDOs for customer usage.
- 6. Measurement system: Analog front end to measure internal and external signals
- 7. Digital control: SPI, digital control

# 7.2 Functional Block Diagram



# 7.3 Feature Description

## 7.3.1 Supply and Monitoring

This block takes care of creating several internal supply voltages and monitors correct behavior of the device.



# **Feature Description (continued)**

## 7.3.1.1 Supply

www.ti.com.cn

SYSPWR is the main supply of the DLPA3000. It can range from 6V to 20V, where the typical is 12 V. At power-up, several (internal) power supplies are started one after the other in order to make the system work correctly (Figure 2). A sequential startup ensures that all the different blocks start in a certain order and prevent excessive startup currents. The main control to start the DLPA3000 is the control pin "PROJ\_ON". Once set high the *basic* analog circuitry is started that is needed to operate the digital and SPI interface. This circuitry is supplied by two LDO regulators that generate 2.5 V (SUP\_2P5V) and 5 V (SUP\_5P0V). These regulator voltages are for internal use only and should not be loaded by an external application. The output capacitors of those LDOs should be 2.2  $\mu$ F for the 2.5 V LDO and 4.7  $\mu$ F for the 5 V LDO, pin 91 and 92, respectively. Once these are up the digital core is started, and the DLPA3000 Digital State Machine (DSM) takes over.

Subsequently, the 5.5 V LDOs for various blocks are started: PWR\_5V5V, DRST\_5P5V and ILLUM\_5P5V. Next, the buck converters and DMD LDOs are started (PWR\_1 to PWR\_4). The DLPA3000 is now awake and ready to be controlled by the DLPC (indicated by RESET\_Z going high).

Lastly, the general purpose buck converters (PWR\_5 to 7) can be started (if used) as well as the regulator that supplies the DMD. The DMD regulator generates the timing critical VOFFSET, VBIAS and VRESET supplies.

# **Feature Description (continued)**




Figure 2. Powerup Timing (1)

# **Feature Description (continued)**

#### 7.3.1.2 Monitoring

Several possible faults are monitored by the DLPA3000. If a fault has occurred and what kind of fault it is can be read in register 0x0C. Subsequently, an interrupt can be generated if such a fault occurs. The fault conditions for which an interrupt is generated can be configured individually in register 0x0D.

#### 7.3.1.2.1 Block Faults

Fault conditions for several supplies can be observed such as the low voltage supplies (SUPPLY\_FAULT). ILLUM\_FAULT monitors correct supply and voltage levels in the illumination block and DMD\_FAULT monitors a correct functioning DMD block. The PROJ\_ON\_INT bit indicates if PROJ\_ON was asserted.

### 7.3.1.2.2 Low Battery and UVLO

Monitoring is also done on the battery voltage (input supply) by the low battery warning (BAT\_LOW\_WARN) and battery low shutdown (BAT\_LOW\_SHUT) (see Figure 3). They warn for a low  $V_{IN}$  supply voltage or automatically shutdown the DLPA3000 when the  $V_{IN}$  supply drops below a predefined level, respectively. The threshold levels for these fault conditions can be set from 3.9 V to 18.4 V by writing to registers 0x10<4:0> (LOWBATT) and 0x11<4:0> (BAT\_LOW\_SHUT\_UVLO). These threshold levels have hysteresis. This hysteresis depends on the selected threshold voltage and is depicted in Figure 4. It is recommended to set the low battery voltage higher than the under voltage lock out such that a warning is generated before the device goes into shutdown.




Figure 3. Battery Voltage Monitoring




Figure 4. Hysteresis on  $V_{LOW\ BAT}$  and  $V_{UVLO}$ 

### **Feature Description (continued)**

### 7.3.1.2.3 Auto LED Turn Off Functionality

The PAD devices can be supplied from either a battery pack or an adapter. The PAD devices use several warning and detection levels, as indicated in the previous paragraphs, to prevent system damage in case the supply voltage becomes too low or even interrupted.

Interruption of the supply voltage occurs when, for instance, the adapter is switched to another mains outlet. In case a battery pack is installed, the system power control should switch at that moment to the battery pack. A change of supply voltage from, for instance, 20 V to 8 V can occur, and thus the OVP level (which is ratio-metric; see *Ratio Metric Overvoltage Protection*) could become lower than V<sub>LED</sub>. An OVP fault will be triggered and the system will switch off.

The Auto\_LED\_Turn\_Off functionality can be used to prevent the system from turning off in these circumstances. This function disables the LEDs when the supply voltage drops below LED\_AUTO\_OFF\_LEVEL (reg 0x18h). It is advisable to have this level the same as the BAT\_LOW\_WARN level. When the Auto\_LED\_Turn\_Off functionality is enabled (reg 0x01h), once a supply voltage drop is detected to below LED\_AUTO\_OFF\_LEVEL, the LEDs will be switched off and the system should start sending lower current levels to have a lower V<sub>LED</sub>. After start using lower currents, the LEDs can be switched on again by disabling AUTO\_LED\_TURN\_OFF function. As a result, the system can continue working at the lower supply voltage using a lower intensity. The system has to monitor the BAT\_LOW\_WARN status, and once the mains adapter is plugged in again (seen by BAT\_LOW\_WARN being low), the Auto\_LED\_Turn\_Off functionality can be enabled again. Now the LED currents can be restored to their original levels from before the supply voltage drop.

#### 7.3.1.2.4 Thermal Protection

The chip temperature is constantly monitored to prevent overheating of the device. There are two levels of fault condition (register 0x0C). The first is to warn for overheating (TS\_WARN). This is an indication that the chip temperature raises to a critical temperature. The next level of warning is TS\_SHUT. This occurs at a higher temperature than TS\_WARN and will shutdown the chip to prevent permanent damage. Both temperature faults have hysteresis on their levels to prevent rapid switching around the temperature threshold.

#### 7.3.2 Illumination

The illumination function includes all blocks needed to generate light for the DLP system. In order to set accurately the current through the LEDs a control loop is used (Figure 5). The intended LED current is set via IDAC[9:0]. The Illumination driver controls the LED anode voltage  $V_{LED}$  and as a result a current will flow through one of the LEDs. The LED current is measured via the voltage across sense resistor  $R_{LIM}$ . Based on the difference between the actual and intended current, the loop controls the output of the buck converter ( $V_{LED}$ ) higher or lower. Which LED conducts the current is controlled by switches P, Q, and R. The *Openloop feedback circuitry* ensures that the control loop can be closed for cases when there is no path via the LED, for instance when  $I_{LED} = 0$ .



# **Feature Description (continued)**




Figure 5. Illumination Control Loop

Within the illumination block, the following blocks can be distinguished:

- Programmable gain block
- LDO illum: analog supply voltage for internal illumination blocks.
- Illumination driver A: primary driver using internal FETs.
- Illumination driver B: secondary driver for future purpose; will not be discussed.
- RGB stobe decoder: controls the on-off rhythm of the LEDs and measures the LED current.

## 7.3.2.1 Programmable Gain Block

The current through the LEDs is determined by a digital number stored in the respective IDAC registers 0x03h to 0x08h. These registers determine the LED current which is measured through the sense resistor  $R_{\text{LIM}}$ . The voltage across  $R_{\text{LIM}}$  is compared with the current setting from the IDAC registers and the loop regulates the current to its set value.

### **Feature Description (continued)**




Figure 6. Programmable Gain Block in the Illumination Control Loop

When current is flowing through an LED, a forward voltage is built up over the LED. The LED also represents a (low) differential resistance, which is part of the load circuit for  $V_{LED}$ . Together with the wire resistance ( $R_{WIRE}$ ) and the  $R_{ON}$  resistance of the FET switch, a voltage divider is created with  $R_{LIM}$  that is a factor in the loop gain of the ILED control. Under normal conditions, the loop is able to produce a well-regulated LED current of up to 6 A.

Since this voltage divider is part of the control loop, care must be taken while designing the system.

When, for instance, two LEDs in series are connected, or when a relatively high wiring resistance is present in the loop, the loop gain will reduce due to the extra attenuation caused by the increased series resistances of  $r_{LED} + R_{WIRE} + R_{ON}$ . As a result, the loop response time lowers. To compensate for this increased attenuation, the loop gain can be increased by selecting a higher gain for the programmable gain block. The gain increase can be set through register 0x25h [3:0].

Under normal circumstances, the default gain setting (00h) is sufficient. In case of a series, connection of two LEDs setting 01h or 02h might suffice.

As discussed before, wiring resistance also impacts the control-loop performance. It is advisable to prevent unnecessary large-wire length in the loop. Keeping wiring resistance as low as possible is good for efficiency reasons. In case wiring resistance still impacts the response time of the loop, an appropriate setting of the gain block can be selected. The same goes for connector resistance and PCB tracks. Keep in mind that basically every  $m\Omega$  counts. Following these precautions will help get a proper functioning of the  $I_{LED}$  current loop.

#### 7.3.2.2 LDO IIIum

This regulator is dedicated to the illumination block and provides an analog supply of 5.5 V to the internal circuitry. It is recommended to use  $1-\mu F$  capacitors on both the input and output of the LDO.

#### 7.3.2.3 Illumination Driver A

The illumination driver of the DLPA3000 is a buck converter with two internal low-ohmic N-channel FETs (see Figure 7). The theory of operation of a buck converter is explained in *Understanding Buck Power Stages in Switchmode Power Supplies* (SLVA057). For proper operation, selection of the external components is very important, especially the inductor L<sub>OUT</sub> and the output capacitor C<sub>OUT</sub>. For best efficiency and ripple performance, an inductor and capacitor should be chosen with low equivalent series resistance (ESR).



# **Feature Description (continued)**




Figure 7. Typical Illumination Driver Configuration

Several factors determine the component selection of the buck converter, such as input voltage (SYSPWR), desired output voltage ( $V_{LED}$ ) and the allowed output current ripple. Configuration starts with selecting the inductor  $L_{OLIT}$ .

The value of the inductance of a buck power stage is selected such that the peak-to-peak ripple current flowing in the inductor stays within a certain range. Here, the target is set to have an inductor current ripple,  $k_{L,R,R,P,P,L,E}$ , less than 0.3 (30%). The minimum inductor value can be calculated given the input and output voltage, output current, switching frequency of the buck converter ( $f_{SW,T,C,H}$ = 600 kHz) and inductor ripple of 0.3 (30%):

$$L_{OUT} = \frac{\frac{V_{OUT}}{V_{IN}} \cdot (V_{IN} - V_{OUT})}{k_{I\_RIPPLE} \cdot I_{OUT} \cdot f_{SWITCH}}$$
(1)

Example:  $V_{IN}$ = 12 V,  $V_{OUT}$ = 4.3 V,  $I_{OUT}$ = 6 A results in an inductor value of  $L_{OUT}$ = 2.7  $\mu$ H

Once the inductor is selected, the output capacitor  $C_{OUT}$  can be determined. The value is calculated using the fact that the frequency compensation of the illumination loop has been designed for an LC-tank resonance frequency of 15 kHz:

$$f_{RES} = \frac{1}{2 \cdot \pi \cdot \sqrt{L_{OUT} \cdot C_{OUT}}} = 15kHz$$
 (2)

Example:  $C_{OUT}$ = 41.7  $\mu F$  given that  $L_{OUT}$ = 2.7  $\mu H$ . A practical value is 2 × 22  $\mu F$ . Here a parallel connection of two capacitors is chosen to lower the ESR even further.

The selected inductor and capacitor determine the output voltage ripple. The resulting output voltage ripple  $V_{LED\_RIPPLE}$  is a function of the inductor ripple  $k_{I\_RIPPLE}$ , output current  $I_{OUT}$ , switching frequency  $f_{SWITCH}$  and the capacitor value  $C_{OUT}$ :

$$V_{LED\_RIPPLE} = \frac{k_{I\_RIPPLE} \cdot I_{OUT}}{8 \cdot f_{SWITCH} \cdot C_{OUT}}$$
(3)

Example:  $k_{I\_RIPPLE}$ = 0.3,  $I_{OUT}$ = 6 A,  $f_{SWITCH}$ = 600 kHz and  $C_{OUT}$ = 44  $\mu F$  results in an output voltage ripple of  $V_{LED\ RIPPLE}$ = 8.5 mVpp

As can be seen, this is a relative small ripple.

It is strongly advised to keep the capacitance value low. The larger the capacitor value the more energy is stored. In case of a  $V_{LED}$  going down, stored energy needs to be dissipated. This might result in a large discharge current. For a  $V_{LED}$  step down from  $V_1$  to  $V_2$ , while the LED current was  $I_1$ . The theoretical peak reverse current is:

### **Feature Description (continued)**

$$I_{2,MAX} = \sqrt{\frac{C_{OUT}}{L_{OUT}}} \times \left(V_1^2 - V_2^2\right) + I_1^2$$
(4)

For the single-LED case, it is advised to keep C<sub>OUT</sub> at maximum 44µF.

Two other components need to be selected in the buck converter. The value of the input-capacitor (pin ILLUM\_A\_VIN) should be equal to or greater than the selected output capacitance  $C_{OUT}$ , in this case >44  $\mu$ F. The capacitor between ILLUM\_A\_SWITCH and ILLUM\_A\_BOOST is a charge pump capacitor to drive the high side FET. The recommended value is 100 nF.

#### 7.3.2.4 RGB Strobe Decoder

The DLPA3000 contains circuitry to sequentially control the three color-LEDs (red, green and blue). This circuitry consists of three NMOS switches, the actual strobe decoder, and the LED current control (Figure 8). The NMOS switches are connected to the cathode terminals of the external LED package and turn the currents through the LEDs on and off.




Figure 8. Switch Connection for a Common-Anode LED assembly

The NMOS FET's P, Q and R are controlled by the CH\_SEL\_0 and CH\_SEL\_1 pins. CH\_SEL[1:0] typically receive a rotating code switching from RED to GREEN to BLUE and then back to RED. The relation between CH\_SEL[0:1] and which switch is closed is indicated in Table 1.

www.ti.com.cn ZHCSE87 – OCTOBER 2015

## Feature Description (continued)

**Table 1. Switch Positions for Common Anode RGB LEDs** 

DING OU CELIA.O		SWITCH	IDAC DECICTED	
PINS CH_SEL[1:0	Р	Q	R	IDAC REGISTER
00	Open	Open	Open	N/A
01	Closed	Open	Open	0x03 and 0x04 SW1_IDAC[9:0]
10	Open	Closed	Open	0x05 and 0x06 SW2_IDAC[9:0]
11	Open	Open	Closed	0x07 and 0x08 SW3_IDAC[9:0]

Besides enabling one of the switches, CH\_SEL[1:0] also selects a 10-bit current setting for the control IDAC that is used as the set current for the LED. This set current together with the measured current through  $R_{LIM}$  is used to control the illumination driver to the appropriate  $V_{LED}$ . The current through the 3 LEDs can be set independently by registers 0x03 to 0x08 (Table 1).

Each current level can be set from off to 150mV/R<sub>I IM</sub> in 1023 steps:

Led current(A) = 0 for bit value = 0

Led current(A) = 
$$\frac{\text{Bit value} + 1}{1024} \cdot \frac{150 \text{mV}}{\text{R}_{\text{LIM}}}$$
 for bit value = 1 to 1023 (5)

The maximum current for  $R_{\text{LIM}}$ = 25 m $\Omega$  is thus 6 A.

#### 7.3.2.4.1 Break Before Make (BBM)

The switching of the three LED NMOS switches (P, Q, and R) is controlled such that a switch is returned to the OPEN position first before the subsequent switch is set to the CLOSED position (BBM). (See Figure 9.) The dead time between opening and closing switches is controlled through the BBM register (0x0E). Switches that already are in the CLOSED position and are to remain in the CLOSED state are not opened during the BBM delay time.




Figure 9. BBM Timing

#### 7.3.2.4.2 Openloop Voltage

Several situations exist in which the control loop for the buck converter via the LED is not present. In order to prevent the output voltage of the buck converter to *run-away*, the loop is closed by means of an internal resistive divider (see Figure 5 - Openloop feedback circuitry). Situations in which the openloop voltage control is active:

- During the BBM period. Transitions from one LED to another implies that during the BBM time all LEDs are
  off.
- Current setting for all three LEDs is 0.

It is advised to set the openloop voltage to about the lowest LED forward voltage. The openloop voltage can be set between 3 V and 18 V in steps of 1 V through register 0x18.

## 7.3.2.4.3 Transient Current Limit

Typically the forward voltages of the GREEN and BLUE diodes are close to each other (about 3 V to 5 V) however the forward voltage of the red diode is significantly lower (2 V to 4 V). This can lead to a current spike in the RED diode when the strobe controller switches from green or blue to red. This happens because V<sub>LED</sub> is initially at a higher voltage than required to drive the red diode. DLPA3000 provides transient current limiting for each switch to limit the current in the LEDs during the transition. The transient current limit value is controlled through register 0x02 (ILLUM\_ILIM). In a typical application it is required only for the RED diode. The value for ILLUM\_ILIM should be set at least 20% higher than the DC regulation current. Register 0x02 (ILLUM\_SW\_ILIM\_EN) contains three bits to select which switch employs the transient current limiting feature. The effect of the transient current limit on the LED current is shown in Figure 10.




Figure 10. LED Current Without (Left) and With (Right) Transient Current Limit

### 7.3.2.5 Illumination Monitoring

The illumination block is continuously monitored for system failures to prevent damage to the DLPA3000 and LEDs. Several possible failures are monitored, such as a broken control loop and a too high or too low output voltage V<sub>LED</sub>. The overall illumination fault bit is in register 0x0C (ILLUM\_FAULT). If any of the below failures occur, the ILLUM\_FAULT bit may be set high:

- ILLUM\_BC1\_PG\_FAULT
- ILLUM\_BC1\_OV\_FAULT

Where PG is power good and OV is overvoltage.

### 7.3.2.5.1 Power Good

Both the Illumination driver and the Illumination LDO have a power good indication. The power good for the driver indicates if the output voltage ( $V_{LED}$ ) is within a defined window indicating that the LED current has reached the set point. If, for some reason, the LED current cannot be controlled to the intended value, this fault occurs. Subsequently, bit ILLUM\_BC1\_PG\_FAULT in register 0x27 is set high. The illumination LDO output voltage is also monitored. When the power good of the LDO is asserted, it implies that the LDO voltage is below a pre-defined minimum of 80% (rising) or 60% (falling) edge. The power good indication for the LDO is in register 0x27 (V5V5\_LDO\_ILLUM\_PG\_FAULT).

# 7.3.2.5.2 Ratio Metric Overvoltage Protection

The DLPA3000 illumination driver LED outputs are protected against open circuit use. In case no LED is connected and the PAD device is instructed to set the LED current to a specific level, the LED voltage (ILLUM\_A\_FB) will quickly rise and potentially rail to VIN. This should be prevented. The OVP protection circuit triggers once V<sub>LED</sub> crosses a predefined level. As a result the DLPA3000 will be switched off.



The same protection circuit is triggered in case the supply voltage (VINA) will become too low to have the DLPA3000 work properly given the  $V_{LED}$  level. This protection circuit is constructed around a comparator that will sense both the LED voltage and the  $V_{INA}$  supply voltage. The fraction of the  $V_{INA}$  is connected to the minus input of the comparator while the fraction of the  $V_{LED}$  voltage is connected to the plus input. Triggering occurs when the plus input rises above the minus input and an OVP fault is set. The fraction of the VINA must be set between 1 V and 4 V to ensure proper operation of the comparator.




Figure 11. Ratio Metric OVP

The fraction of the ILLUM\_A\_FB voltage is set by the register 0x19h bits [4:0], while the setting of the fraction of the VINA voltage is done by register 0x0Bh bits [4:0]. In general an OVP fault is set when

thus when:

$$V_{LED} \ge V_{INA} \times V_{LED} RATIO / V_{INA} RATIO$$
.

Clearly, the OVP level is ratio-metric, i.e. can be set to a fixed fraction of V<sub>INA</sub>.

For example: V<sub>LED</sub> should stay below 85% of V<sub>INA</sub>. The settings for the respective registers are:

- reg 0x19h [4:0] = 01h (4.98)
- reg 0x0Bh [4:0] = 07h (5.85)


The result is as follows: OVP triggers if  $V_{LED} \ge V_{INA} \times 4.98/5.85 = 0.85 V_{INA}$ .

Additionally, for  $V_{IN\_RATIO} = 5.85$ , the  $V_{IN\_}$  input voltage for the comparator is between 1 V and 3.4 V for a supply voltage between 6 V and 20 V.

#### 7.3.2.6 Load Current and Supply Voltage

The DLPA3000 is designed to be able to deliver a current up to 6 Amps to a LED light source. This maximum current depends on the  $V_{LED}$  that is built up over the LED including all series resistances like  $R_{ON}$ ,  $R_{WIRE}$  and  $R_{LIM}$  (see Figure 6) . The Illum Buck Converter needs some headroom to work properly. This paragraph shows two typical situations for a fixed LED voltage and the accompanying supply voltage range for which a current of 4A or 6A can be delivered. Figure 12 shows the relation between the LED current and the supply voltage for a fixed LED voltage of 5 V, while Figure 13 shows this relation for a LED voltage of 6.3 V. While varying the Supply Voltage the curve shows a constant load current for a given LED voltage above the point where the control loop can maintain a constant current, but the load current drops below the point where the loop is no longer able to keep the current on its value set by the register. This knee-point shifts to higher supply voltage with rising temperature.








# 7.3.2.7 Illumination Driver Plus Power FETS Efficiency

Figure 14 is an overview of the efficiency of the illumination driver plus power FETS for an input voltage of 12 V. The efficiency is shown for several output voltage levels ( $V_{LED}$ ) where the load current is swept.

Figure 15 displays the efficiency versus input voltage  $(V_{ILLUM\_A\_VIN})$  at various output voltage levels  $(V_{LED})$ .



#### 7.3.3 DMD Supplies

This block contains all the supplies needed for the DMD and DLPC (see Figure 16). The block comprises:

- LDO\_DMD: for internal supply
- DMD\_HV: regulator generates high voltage supplies
- Two buck converters: for DLPC/DMD voltages




Figure 16. DMD Supplies Blocks

The DMD supplies block is designed to work with the TRP-type DMD and the related DLPC. The TRP-type DMD has its own set of supply voltage requirements. Besides the three high voltages, two supplies are needed for the DMD and the related DLPC (DLPC343x-family for instance). These supplies are made by two buck converters.

The EEPROM of the DLPA3000 is factory programmed for a certain configuration, such as which buck converters are used. Which configuration is programmed in EEPROM can be read in the capability register 0x26. It concerns the following bits:

- DMD BUCK1 USE
- DMD BUCK2 USE

A description of the function of these capability bits can be found in the register map, register 0x26.

## 7.3.3.1 LDO DMD

This regulator is dedicated to the DMD supplies block and provides an analog supply voltage of 5.5 V to the internal circuitry. It is recommended to use a  $1-\mu F/16-V$  capacitor on the input and a  $10-\mu F/6.3-V$  capacitor on the output of the LDO assuming a battery voltage of 12 V.

### 7.3.3.2 DMD HV Regulator

The DMD HV regulator generates three high voltage supplies: DMD\_VRESET, DMD\_VBIAS and DMD\_VOFFSET (see Figure 17). The DMD HV regulator uses a switching regulator (switch A-D), where the inductor is time shared between all three supplies. The inductor is charged up to a certain current value (current limit) and then discharged into one of the three supplies. If not all supplies need charging, the time available will be equally shared between those that do need charging. The recommended value for the capacitors is 1  $\mu$ F for V<sub>RST</sub> and V<sub>OFS</sub>, and 470 nF for V<sub>BIAS</sub>. The inductor value is 10  $\mu$ H.




Figure 17. DMD High Voltage Regulator

#### 7.3.3.2.1 Power-Up and Power-Down Timing

The power-up and power-down sequence is important to ensure a correct operation of the DLPA3000 and to prevent damage to the DMD. The DLPA3000 controls the correct sequencing of the DMD VRESET, DMD VBIAS and DMD VOFFSET to ensure a reliable operation of the DMD.

The general startup sequence of the supplies was described previously in Supply and Monitoring. The power-up sequence of the high-voltage DMD lines is especially important to prevent damaging the DMD. Damage could include, for example, that DMD mirrors get stuck or collide. A too-large delta voltage between DMD VBIAS and DMD VOFFSET could cause the damage and should therefore be prevented.

After PROJ ON is pulled high, the DMD buck converters and LDOs are powered (PWR1-4) the DMD high voltage lines (HV) are sequentially enabled. First, DMD\_VOFFSET is enabled. After a delay, VOFS STATE DURATION (register 0x10) DMD VBIAS is enabled. Finally, after another VBIAS STATE DURATION (register 0x11) DMD VRESET is enabled. The DLPA3000 is now fully powered and ready for starting projection.

For power down, there are two sequences: normal power down (Figure 18) and a fault fast powerdown used in case a fault occurs (Figure 19).


In normal power-down mode, the power down is initiated after pulling PROJ\_ON pin low. 25 ms after PROJ\_ON is pulled low, DMD\_VBIAS and DMD\_VRESET will stop regulating. 10 ms later, DMD\_OFFSET will stop regulating. When DMD\_OFFSET stops regulating, RESET\_Z is pulled low. 1 ms after the DMD\_OFFSET stops regulating, all three voltages are discharged. Finally, all other supplies are turned off. INT\_Z remains high during the power-down sequence since no fault occurred. During power down, it is guaranteed that the HV levels do not violate the DMD specifications on these three lines. For this, it is important to select the capacitors such that C<sub>VOFFSET</sub> is equal to C<sub>VRESET</sub> and C<sub>VBIAS</sub> is ≤ C<sub>VOFFSET</sub>, C<sub>VBIAS</sub>.

The fast power-down mode (Figure 19) is started in case a fault occurs (INT\_Z will be pulled low), for instance due to overheating. The fast power-down mode can be enabled or disabled through register 0x01, FAST SHUTDOWN EN. The mode is enabled by default. After the fault occurs, regulation of DMD VBIAS and DMD\_VRESET is stopped. The time (delay) between fault and stop of regulation can be controlled through register 0x0F (VBIAS/VRST\_DELAY). The delay can be selected between 4 µs and ≈1.1 ms, where the default is ≈540 µs. A defined delay-time after the regulation stopped, all three high voltages lines are discharged and RESET\_Z is pulled low. The delay can be controlled through register 0x0F (VOFS/VRESETZ\_DELAY). Delay can be selected between 4 µs and ≈1.1ms. The default is ≈4 µs. Finally, the internal DMD\_EN signal is pulled low.



Now the DLPA3000 is in a standby state. It remains in standby state until the fault resolves. In case the fault resolves, a restart is initiated. It starts then by powering up PWR\_3 and follows the regular power up as depicted in Figure 19. Again, for proper discharge timing and levels, the capacitors should be selected such that  $C_{VOFFSET}$  is equal to  $C_{VRESET}$  and  $C_{VBIAS}$  is  $\leq C_{VOFFSET}$ ,  $C_{VBIAS}$ .






(1) Arrows indicate sequence of events automatically controlled by digital state machine. Other events are initiated under SPI control.

Figure 18. Power Sequence Normal Shutdown Mode





 A. Arrows indicate sequence of events automatically controlled by digital state machine. Other events are initiated under SPI control.

Figure 19. Power Sequence Fault Fast Shutdown Mode



### 7.3.3.3 DMD/DLPC Buck Converters

Each of the two DMD buck converters creates a supply voltage for the DMD and/or the DLPC. The values of the voltages for the TRP-type of DMD and DLPC used, for instance:

TRP DMD+DLPC3438: 1.1 V (DLPC) and 1.8 V (DLPC/DMD)

The topology of the buck converters is the same as the general purpose buck converters discussed later in this document. To configure the inductor and capacitor, see *Buck Converters*.

A typical configuration is 3.3  $\mu$ H for the inductor and 2  $\times$  22  $\mu$ F for the output capacitor.




Figure 20. DMD/DLPC Buck Converters

ZHCSE87 – OCTOBER 2015 www.ti.com.cn

# TEXAS INSTRUMENTS

#### 7.3.3.4 DMD Monitoring

The DMD block is continuously monitored for failures to prevent damage to the DLPA3000 and/or the DMD. Several possible failures are monitored such that the DMD voltages can be guaranteed. Failures could be, for instance, a broken control loop or a too-high or too-low converter output voltage. The overall DMD fault bit is in register 0x0C, DMD\_FAULT. If any of the failures in Table 2 occur, the DMD\_FAULT bit will be set high.

**Table 2. DMD FAULT Indication** 

POWER GOOD (REGISTER 0x29)					
BLOCK	REGISTER BIT	THRESHOLD			
HV Regulator	DMD_PG_FAULT	DMD_RESET: 90%, DMD_OFFSET and DMD_VBIAS: 86% rising, 66% falling			
PWR1	BUCK_DMD1_PG_FAULT	Ratio: 72%			
PWR2	BUCK_DMD2_PG_FAULT	Ratio: 72%			
PWR3 (LDO_2)	LDO_GP2_PG_FAULT / LDO_DMD1_PG_ FAULT	80% rising, 60% falling			
PWR4 (LDO_1)	LDO_GP1_PG_FAULT / LDO_DMD1_PG_ FAULT	80% rising, 60% falling			
	OVER-VOLTAGE	(REGISTER 0x2A)			
BLOCK	REGISTER BIT	THRESHOLD (V)			
PWR1	BUCK_DMD1_OV_FAULT	Ratio: 120%			
PWR2	BUCK_DMD2_OV_FAULT	Ratio: 120%			
PWR3 (LDO_2)	LDO_GP2_OV_FAULT / LDO_DMD1_OV_FAULT	7			
PWR4 (LDO_1)	LDO_GP1_OV_FAULT / LDO_DMD1_OV_FAULT	7			

#### 7.3.3.4.1 Power Good

The DMD HV regulator, DMD buck converters, DMD LDOs and the LDO\_DMD that supports the HV regulator, all have a power good indication.

The DMD HV regulator is continuously monitored to check if the output rails DMD\_RESET, DMD\_VOFFSET and DMD\_VBIAS are in regulation. If either one of the output rails drops out of regulation (for example, due to a shorted output or overloading), the DMD\_PG\_FAULT bit in register 0x29 is set. The threshold for DMD\_RESET is 90% and the thresholds for DMD\_OFFSET and DMD\_VBIAS are 86% (rising edge) and 66% (falling edge).

The power good signal for the two DMD buck converters indicate if their output voltage (PWR1\_FB and PWR2\_FB) are within a defined window. The relative power good ratio is 72%. This means that if the output voltage is below 72% of the set output voltage, the power good bit is asserted. The power good bits are in register 0x29, BUCK DMD1 PG FAULT and BUCK DMD2 PG FAULT.

DMD\_LDO1 and DMD\_LDO2 output voltages are also monitored. When the power good fault of the LDO is asserted, it implies that the LDO voltage is below 80% (rising edge) or 60% (falling edge) of its intended value. The power good indication for the LDOs is in register 0x29, LDO\_GP1\_PG\_FAULT / LDO\_DMD1\_PG\_FAULT and LDO\_GP2\_PG\_FAULT / LDO\_DMD2\_PG\_FAULT.

The LDO\_DMD used for the DMD HV regulator has its own power good signaling. The power good fault of the LDO\_DMD is asserted if the LDO voltage is below 80% (rising edge) or 60% (falling edge) of its intended value. The power good indication for this LDO is in register 0x29, V5V5\_LDO\_DMD\_PG\_FAULT.

### 7.3.3.4.2 Overvoltage Fault

An overvoltage fault occurs when an output voltage rises above a pre-defined threshold. Overvoltage faults are indicated for the DMD buck converters, DMD LDOs and the LDO\_DMD supporting the DMD HV regulator. The overvoltage fault of LDO1 and LDO2 are not incorporated in the overall DMD\_FAULT when the LDOs are used as general purpose LDOs. Table 2 provides an overview of the possible DMD overvoltage faults and their threshold levels.

#### 7.3.4 Buck Converters

The DLPA3000 contains three general purpose buck converters and a supporting LDO (LDO\_BUCKS). The three programmable 8-bit buck converters can generate a voltage between 1 V and 5 V and have an output current limit of 3 A. One of the buck converters and the LDO BUCKS is depicted in Figure 21.

The two DMD/DLPC buck converters discussed earlier in the DMD section have the same architecture as these three buck converters and can be configured in the same way.




Figure 21. Buck Converter

#### 7.3.4.1 LDO Bucks

This regulator supports the 3 general purpose buck converters and the two DMD/DLPC buck converters and provides an analog voltage of 5.5 V to the internal circuitry. It is recommended to use a 1  $\mu$ F/16 V capacitor on the input and a 1  $\mu$ F/6.3 V capacitor on the output of the LDO.

#### 7.3.4.2 General Purpose Buck Converters

The three buck converters are for general purpose usage (Figure 21). Each of the converters can be enabled or disabled through register 0x01 bit:

- BUCK GP1 EN
- BUCK\_GP2\_EN
- BUCK\_GP3\_EN

The output voltages of the converters are configurable between 1 V and 5 V with an 8-bit resolution. This can be done through registers 0x13, 0x14, and 0x15.

General Purpose Buck2 (PWR6) has a current capability of 2 A. Other General Purpose Buck converters (PWR5, 7) are not supported at this time; they will become available in the future.



The buck converters can operate in two switching modes: normal (600-kHz switching frequency) mode and the skip mode. The skip mode is designed to increase light load efficiency. As the output current decreases from heavy load condition, the inductor current is also reduced and eventually comes to point that its rippled valley touches zero level, which is the boundary between continuous conduction and discontinuous conduction modes. The rectifying MOSFET is turned off when its zero inductor current is detected. As the load current further decreases, the converter runs into discontinuous conduction mode. The on-time is kept almost the same as it was in the continuous conduction mode so that it takes longer time to discharge the output capacitor with smaller load current to the level of the reference voltage. The skip mode can be enabled or disabled per buck converter in register 0x16.

The theory of operation of a buck converter is explained in *Understanding Buck Power Stages in Switchmode* Power Supplies (SLVA057). This section will therefore be limited to the component selection. For proper operation, selection of the external components is very important, especially the inductor L<sub>OUT</sub> and the output capacitor C<sub>OUT</sub>. For best efficiency and ripple performance, an inductor and capacitor should be chosen with low equivalent series resistance (ESR).

The component selection of the buck converter is mainly determined by the output voltage. Table 3 shows the recommended value for inductor L<sub>OUT</sub> and capacitor C<sub>OUT</sub> for a given output voltage.

				001 00	<b>'1</b>
V 00	L <sub>OUT</sub> (μH)			C <sub>OUT</sub> (μF)	
V <sub>OUT</sub> (V)	MIN	TYP	MAX	MIN	MAX
1 - 1.5	1.5	2.2	4.7	22	68
1.5 - 3.3	2.2	3.3	4.7	22	68
3.3 - 5	3.3		4.7	22	68

Table 3. Recommended Buck Converter Lour and Court

The inductor peak-to-peak ripple current, peak current, and RMS current can be calculated using Equation 6, Equation 7, and Equation 8 respectively. The inductor saturation current rating must be greater than the calculated peak current. Likewise, the RMS or heating current rating of the inductor must be greater than the calculated RMS current. The switching frequency of the buck converter is approximately 600 kHz (f<sub>SWITCH</sub>).

$$I_{L\_OUT\_RIPPLE\_P-P} = \frac{\frac{V_{OUT}}{V_{IN\_MAX}} \cdot (V_{IN\_MAX} - V_{OUT})}{L_{OUT} \cdot f_{SWITCH}}$$
(6)

$$I_{L\_OUT\_PEAK} = I_{L\_OUT} + \frac{I_{L\_OUT\_RIPPLE\_P-P}}{2}$$

$$I_{L\_OUT(RMS)} = \sqrt{I_{L\_OUT}^2 + \frac{1}{12} \cdot I_{L\_OUT\_RIPPLE\_P-P}^2}$$
(8)

$$I_{L\_OUT(RMS)} = \sqrt{I_{L\_OUT}^2 + \frac{1}{12} \cdot I_{L\_OUT\_RIPPLE\_P-P}^2}$$
(8)

The capacitor value and ESR determines the level of output voltage ripple. The buck converter is intended for use with ceramic or other low ESR capacitors. Recommended values range from 22 to 68 µF. Equation 9 can be used to determine the required RMS current rating for the output capacitor.

$$I_{C_{OUT}(RMS)} = \frac{V_{OUT} \cdot (V_{IN} - V_{OUT})}{\sqrt{12} \cdot V_{IN} \cdot L_{OUT} \cdot f_{SWITCH}}$$
(9)

Two other components need to be selected in the buck converter configuration. The value of the input-capacitor (pin PWRx\_VIN) should be equal or greater than halve the selected output capacitance C<sub>OUT</sub>. In this case C<sub>IN</sub> 2 x 10 μF is sufficient. The capacitor between PWRx\_SWITCH and PWRx\_BOOST is a charge pump capacitor to drive the high side FET. The recommended value is 100 nF.

Since the switching edges of the buck converter are relatively fast, voltage overshoot and ringing can become a problem. To overcome this problem a snubber network is used. The snubber circuit consists of a resistor and capacitor that are connected in series from the switch node to ground. The snubber circuit is used to damp the parasitic inductances and capacitances during the switching transitions. This circuit reduces the ringing voltage and also reduces the number of ringing cycles. The snubber network is formed by RSNx and CSNx. More information on controlling switch-node ringing in synchronous buck converters and configuring the snubber can be found in Analog Application Journal 2Q 2012 (SLYT464).

#### 7.3.4.3 Buck Converter Monitoring

The buck converter block is continuously monitored for system failures to prevent damage to the DLPA3000 and peripherals. Several possible failures are monitored such as a too-high or too-low output voltage. The possible faults are summarized in Table 4.

Table 4. Buck Converter Fault Indication

POWER GOOD (REGISTER 0X27)							
BLOCK	REGISTER BIT	THRESHOLD (RISING EDGE)					
Gen.Buck1	BUCK_GP1_PG_FAULT	Ratio 72%					
Gen.Buck2	BUCK_GP2_PG_FAULT	Ratio 72%					
Gen.Buck3	BUCK_GP3_PG_FAULT	Ratio 72%					
OVERVOLTAGE (REGISTER 0X28)							
Gen.Buck1	BUCK_GP1_OV_FAULT	Ratio 120%					
Gen.Buck2	BUCK_GP2_OV_FAULT	Ratio 120%					
Gen.Buck3	BUCK_GP3_OV_FAULT	Ratio 120%					

#### 7.3.4.3.1 Power Good

The buck converters as well as the supporting LDO BUCK have a power good indication. Each buck converter has a separate indication.

The power good for the three buck converters indicate if their output voltage (PWR5.6,7 FB) is within a defined window. The relative power good ratio is 72%. This means that if the output voltage is below 72% of the set voltage the PG\_fault bit is set high. The power good bits of the buck converters are in register 0x27 bit:

- BUCK GP1 PG FAULT for BUCK1 (PWR5)
- BUCK GP2 PG FAULT for BUCK2 (PWR6)
- BUCK\_GP3\_PG\_FAULT for BUCK3 (PWR7)

The LDO BUCKS that supports the buck converters has its own power good indication. The power good of the LDO BUCKS is asserted if the LDO voltage is below 80% (rising edge) or 60% (falling edge) of its intended value. The power good indication for the LDO\_BUCKS is in register 0x29, V5V5 LDO BUCK PG FAULT.

#### 7.3.4.3.2 Overvoltage Fault


An overvoltage fault occurs when an output voltage rises above a pre-defined threshold. Overvoltage faults are indicated for the buck converters, and LDO\_BUCKS. The overvoltage fault of the LDO\_BUCKS is asserted if the LDO voltage is above 7.2 V and can be found in register 0x2A, V5V5\_LDO\_BUCK\_OV\_FAULT. The overvoltage of the general purpose buck converters is 120% of the set value and can be read through register 0x28, BUCK\_GP1,2,3\_OV\_FAULT.

## TEXAS INSTRUMENTS

#### 7.3.4.4 Buck Converter Efficiency

An overview of the efficiency of the buck converter for an input voltage of 12 V is provided in Figure 22. The efficiency is shown for several output voltage levels where the load current is swept.

Figure 23 depicts the buck converter efficiency versus input voltage  $(V_{IN})$  for a load current  $(I_{OUT})$  of 1 A for various output voltage levels  $(V_{OUT})$ .



#### 7.3.5 Auxiliary LDOs

LDO\_1 and LDO\_2 are the two auxiliary LDOs that can freely be used by an additional external application. All other LDOs are for internal usage only and should not be loaded. LDO1 (PWR4) is a fixed voltage of 3.3 V, while LDO2 (PWR3) is a fixed voltage of 2.5 V. Both LDOs are capable to deliver 200 mA.

#### 7.3.6 Measurement System

The measurement system (Figure 24) is designed to sense internal and external nodes and convert them to digital by the implemented AFE comparator. The AFE can be enabled through register 0x0A, AFE\_EN. The reference signal for this comparator, ACMPR\_REF, is a low pass filtered PWM signal coming from the DLPC. To be able to cover a wide range of input signals, a variable gain amplifier (VGA) is added with 3 gain settings (1x, 9.5x, and 18x). The gain of the VGA can be set through register 0x0A, AFE\_GAIN. The maximum input voltage of the VGA is 1.5 V. However, some of the internal voltages are too large to be handled by the VGA and are divided down first.




Figure 24. Measurement System

The multiplexer (MUX) connects to a wide range of nodes. Selection of the MUX input can be done through register 0x0A, AFE\_SEL. Signals that can be selected:

- System input voltage, SYSPWR
- LED anode cathode voltage, ILLUM\_A\_FB
- LED cathode voltage, CHx\_SWITCH
- V\_R<sub>IIM</sub> to measure LED current
- Internal reference, VREF\_1V2
- Die temperature represented by voltage VOTS
- EEPROM programming voltage, VPROG1,2/12
- · LABB sensor, V LABB
- External sense pins, ACMPR\_IN\_1,2,3

The system input voltage SYSPWR can be measured by selecting the SYSPWR/xx input of the MUX. Before the system input voltage is supplied to the MUX, the voltage needs to be divided. This is because the variable gain amplifier (VGA) can handle voltages up to 1.5 V, whereas the system voltage can be as high as 20 V. The division is done internally in the DLPA3000. The division factor selection (VI<sub>N</sub> division factor) is combined with the AUTO\_LED\_TURN\_OFF functionality of the illumination driver and can be set through register 0x18, ILLUM\_LED\_AUTO\_OFF\_SEL.



The LED voltages can be monitored by measuring both the common anode of the LEDs as well as the cathode of each LED individually. The LED anode voltage (V<sub>LED</sub>) is measured by sensing the feedback pin of the illumination driver (ILLUM\_A\_FB). Like the SYSPWR, the LED anode voltage needs to be divided before feeding it to the MUX. The division factor is combined with the overvoltage fault level of the illumination driver and can be set through register 0x19, VLED\_OVP\_VLED\_RATIO. The cathode voltages CH1,2,3\_SWITCH are fed directly to the MUX without division factor.

The LED current can be determined by knowing the value of sense resistor R<sub>LIM</sub> and the voltage across the resistor. The voltage at the top-side of the sense resistor can be measured by selecting MUX-input RLIM\_K1. The bottom-side of the resistor is connected to GND.

VOTS is connected to an on-chip temperature sensor. The voltage is a measure for the junction temperature of the chip: Temperature ( $^{\circ}$ C) = 300 × VOTS (V) –270

For storage of trim bits, but also for the USER EEPROM bytes (0x30 to 0x35), the DLPA3000 has two EEPROM blocks. The programming voltage of EEPROM block 1 and 2 can be measured through MUX input VPROG1/12 and VPROGR2/12, respectively. The EEPROM programming voltage is divided by 12 before it is supplied to the MUX to prevent a too-large voltage on the MUX input. The EEPROM programming voltage is ≈12 V.

LABB is a feature that stands for Local Area Brightness Boost. LABB locally increases the brightness while maintaining good contrast and saturation. The sensor needed for this feature should be connected to pin ACMPR\_IN\_LABB. The light sensor signal is sampled and held such that it can be read independently of the sensor timing. To use this feature, it should be ensured that:

- The AFE block is enabled (0x0A, AFE\_EN = 1)
- The LABB input is selected (0x0A, AFE\_SEL<3:0>=3h)
- The AFE gain is set appropriately to have AFE Gain x VLABB < 1.5 V (0x0A, AFE GAIN<1:0>)

Sampling of the signal can be done through one of the following methods:

- 1. Writing to register 0x0B by specifying the sample time window (TSAMPLE\_SEL) and set bit SAMPLE\_LABB=1 to start sampling. The SAMPLE\_LABB bit in register 0x0B is automatically reset to 0 at the end of the sample period to be ready for a next sample request.
- 2. Use the input ACMPR\_LABB\_SAMPLE-pin as a sample signal. As long as this signal is high, the signal on ACMPR\_IN\_LABB is tracked. Once the ACMP\_LABB\_SAMPLE is set low again, the value at that moment will be held.


ACMPR\_IN\_1,2,3 can measure external signals from for instance a light sensor or a temperature sensor. It should be ensured that the voltage on the input does not exceed 1.5 V.

#### 7.3.7 Digital Control

This section discusses the serial protocol interface (SPI) of the DLPA3000, as well as the interrupt handling, device shutdown, and register protection.

#### 7.3.7.1 SPI

The DLPA3000 provides a 4-wire SPI port that supports two SPI clock frequency modes: 0 MHz to 36 MHz, and 20 MHz to 40MHz. The clock frequency mode can be set in register 0x17, DIG SPI FAST SEL. The interface supports both read and write operations. The SPI SS Z input serves as the active low chip select for the SPI port. The SPI SS Z input must be forced low for writing to or reading from registers. When SPI SS Z is forced high, the data at the SPI\_MOSI input is ignored, and the SPI\_MISO output is forced to a high-impedance state. The SPI MOSI input serves as the serial data input for the port; the SPI MISO output serves as the serial data output. The SPI CLK input serves as the serial data clock for both the input and output data. Data at the SPI\_MOSI input is latched on the rising edge of SPI\_CLK, while data is clocked out of the SPI\_MISO output on the falling edge of SPI\_CLK. Figure 25 illustrates the SPI port protocol. Byte 0 is referred to as the command byte, where the most significant bit is the write/not-read bit. For the W/nR bit, a 1 indicates a write operation, while a 0 indicates a read operation. The remaining seven bits of the command byte are the register address targeted by the write or read operation. The SPI port supports write and read operations for multiple sequential register addresses through the implementation of an auto-increment mode. As shown in Figure 25, the autoincrement mode is invoked by simply holding the SPI\_SS\_Z input low for multiple data bytes. The register address is automatically incremented after each data byte transferred, starting with the address specified by the command byte. After reaching address 0x7Fh, the address pointer jumps back to 0x00h.






Figure 25. SPI Protocol

#### 7.3.7.2 Interrupt

The DLPA3000 has the capability to flag for several faults in the system, such as overheating, low battery, power good, and overvoltage faults. If a certain fault condition occurs, one or more bits in the interrupt register (0x0C) will be set. The setting of a bit in register 0x0C will trigger an interrupt event, which will pulldown the INT\_Z pin. Interrupts can be masked by setting the respective MASK bits in register 0x0D. Setting a MASK bit will prevent that the INT\_Z is pulled low for the particular fault condition. Some high-level faults are composed of multiple low-level faults. The high-level faults can be read in register 0x0C, while the lower-level faults can be read in registers 0x027 through 0x2A. An overview of the faults and how they are related is given in Table 5.



#### Table 5. Interrupt Registers

HIGH-LEVEL	MID-LEVEL	LOW-LEVEL
		DMD_PG_FAULT
		BUCK_DMD1_PG_FAULT
		BUCK_DMD1_OV_FAULT
		BUCK_DMD2_PG_FAULT
	DMD_FAULT	BUCK_DMD2_OV_FAULT
		LDO_GP1_PG_FAULT / LDO_DMD1_PG_FAULT
		LDO_GP1_OV_FAULT / LDO_DMD1_OV_FAULT
SUPPLY_FAULT		LDO_GP2_PG_FAULT / LDO_DMD2_PG_FAULT
		LDO_GP2_OV_FAULT / LDO_DMD2_OV_FAULT
	BUCK_GP1_PG_FAULT	
	BUCK_GP1_OV_FAULT	
	BUCK_GP2_PG_FAULT	
	BUCK_GP2_OV_FAULT	
	BUCK_GP3_PG_FAULT	
	BUCK_GP3_OV_FAULT	
	ILLUM_BC1_PG_FAULT	
ILLUM_FAULT	ILLUM_BC1_OV_FAULT	
ILLOW_I / NOL I	ILLUM_BC2_PG_FAULT	
	ILLUM_BC2_OV_FAULT	
PROJ_ON_INT		
BAT_LOW_SHUT		
BAT_LOW_WARN		
TS_SHUT		
TS_WARN		

#### 7.3.7.3 Fast-Shutdown in Case of Fault

The DLPA3000 has two shutdown modes: a normal shutdown initiated after pulling PROJ\_ON level low, and a fast power-down mode. The fast power-down feature can be enabled or disabled through register 0x01, FAST SHUTDOWN EN. By default, the mode is enabled.

When the fast power-down feature is enabled, a fast shutdown is initiated for specific faults. This shutdown happens autonomously from the DLPC. The DLPA3000 enters the fast shutdown mode only for specific faults, thus not for all the faults flagged by the DLPA3000. The faults for which the DLPA3000 goes into fast-shutdown are listed in Table 6.



www.ti.com.cn ZHCSE87 – OCTOBER 2015

#### Table 6. Faults hat Trigger a Fast-Shutdown

HIGH-LEVEL	LOW-LEVEL				
BAT_LOW_SHUT					
TS_SHUT					
	DMD_PG_FAULT				
	BUCK_DMD1_PG_FAULT				
	BUCK_DMD1_OV_FAULT				
	BUCK_DMD2_PG_FAULT				
DMD_FAULT	BUCK_DMD2_OV_FAULT				
	LDO_GP1_PG_FAULT / LDO_DMD1_PG_FAULT				
	LDO_GP1_OV_FAULT / LDO_DMD1_OV_FAULT				
	LDO_GP2_PG_FAULT / LDO_DMD2_PG_FAULT				
	LDO_GP2_OV_FAULT / LDO_DMD2_OV_FAULT				
ILLUM_FAULT	ILLUM_BC1_OV_FAULT				
ILLUIVI_FAUL I	ILLUM_BC2_OV_FAULT				

#### 7.3.7.4 Protected Registers

By default, all regular USER registers are writable, except for the READ ONLY registers. Registers can be protected though to prevent accidental write operations. By enabling the protecting, only USER registers 0x02 through 0x09 are writable. Protection can be enabled/ disabled through register 0x2F, PROTECT USER REG.

#### 7.3.7.5 Writing to EEPROM

The DLPA3000 has an EEPROM mainly intended for default settings and factory trimming parameters. Registers 0x30 through 0x35 can freely be used for customer convenience, though, to write a serial number or version information for instance. Writing to EEPROM requires a couple of steps. First, the EEPROM needs to be unlocked. Unlock the EEPROM by writing 0xBAh to register 0x2E followed by writing 0xBE to the same register. Both writes must be consecutive; in other words, there must be no other read or write operation in between sending these two bytes. Once the password has been successfully written, registers 0x30h through 0x35h are unlocked and can be write-accessed using the regular SPI protocol. They remain unlocked until any byte other than 0xBABE is written to PASSWORD register 0x2E or the part is power-cycled. To permanently store the written data in EEPROM, write a 1 to register 0x2F, EEPROM\_PROGRAM, more than 250 ms later, followed by writing a 0 to the same register.

To check if the registers are unlocked, read back the PASSWORD register 0x2E. If the data returned is 0x00h, the registers are locked. If the PASSWORD register returns 0x01h, the registers are unlocked.

#### 7.4 Device Functional Modes

**Table 7. Modes of Operation** 

MODE	DESCRIPTION
OFF	This is the lowest-power mode of operation. All power functions are turned off, registers are reset to their default values, and the IC does not respond to SPI commands. RESET_Z pin is pulled low. The IC will enter OFF mode whenever the PROJ_ON pin is low.
WAIT	The DMD regulators and LED power (V <sub>LED</sub> ) are turned off, but the IC does respond to the SPI. The device enters WAIT mode whenever PROJ_ON is set high, DMD_EN <sup>(1)</sup> bit is set to 0 or a FAULT is resolved.
STANDBY	The device also enters STANDBY mode when a fault condition is detected. (2) (See <i>Interrupt</i> ). Once the fault condition is resolved, WAIT mode is entered.
ACTIVE1	The DMD supplies are enabled but LED power (V <sub>LED</sub> ) is disabled. PROJ_ON pin must be high, DMD_EN bit must be set to 1, and ILLUM_EN <sup>(3)</sup> bit is set to 0.
ACTIVE2	DMD supplies and LED power are enabled. PROJ_ON pin must be high and DMD_EN and ILLUM_EN bits must both be set to 1.

- (1) Settings can be done through register 0x01
- (2) Power-good faults, overvoltage, over-temperature shutdown, and undervoltage lockout
- (3) Settings can be done through register 0x01, bit is named ILLUM\_EN

45



#### Table 8. Device State as a Function of Control-Pin Status

PROJ_ON Pin	STATE
LOW	OFF
HIGH	WAIT STANDBY ACTIVE1 ACTIVE2 (Device state depends on DMD_EN and ILLUM_EN bits and whether there are any fault conditions.)

**POWERDOWN** VRESET = OFF Valid power source connected VBIAS = OFF VOFFSET = OFF PROJ ON = low PROJ\_ON = low VLED = OFF OFF SPI interface disabled  $D_CORE_EN = low$  $RESET_Z = low$ All registers set to default values  $PROJ_ON = high$ VRESET = OFF VBIAS = OFF VOFFSET = OFF VLED = OFF  $DMD_EN = 0$ PROJ\_ON = low SPI interface enabled || FAULT = 0  $D_CORE_EN = high$ WAIT  $RESET_Z = high$ VRESET = OFF VBIAS = OFF VOFFSET = OFF  $DMD_EN = 1$ **STANDBY** VLED = OFF & FAULT = 0 SPI interface enabled  $D_CORE_EN = high$  $RESET_Z = low$  $DMD_EN = 0$ VRESET = ON PROJ ON = low || FAULT = 1 VBIAS = ON **ACTIVE 1** VOFFSET = ON VLED = OFF SPI interface enabled  $D_CORE_EN = high$  $RESET_Z = high$ VLED\_EN = 1 VLED EN = 0VRESET = ON  $DMD_EN = 0$ VBIAS = ON PROJ\_ON = low || FAULT = 1 VOFFSET = ON VLED = ON ACTIVE 2 SPI interface enabled  $D_CORE_EN = high$  $RESET_Z = high$ 

- A. || = OR, & = AND
- B. FAULT = Undervoltage on any supply, thermal shutdown, or UVLO detection
- C. UVLO detection, per the diagram, causes the DLPA3000 to go into the standby state. This is not the lowest power state. If lower power is desired, PROJ ON should be set low.
- D. DMD\_EN register bit can be reset or set by SPI writes. DMD\_EN defaults to 0 when PROJ\_ON goes from low to high and then the DPP ASIC software automatically sets it to 1. Also, FAULT = 1 causes the DMD\_EN register bit to be reset.
- E. D\_CORE\_EN is a signal internal to the DLPA3000. This signal turns on the VCORE regulator.

Figure 26. State Diagram

# TEXAS INSTRUMENTS

## 7.5 Register Maps

Register Address, Default, R/W, Register name. **Boldface** settings are the hardwired defaults.

Table 9. Register Map

Table 9. Register Map						
NAME	BITS		DESCRIPTION			
0x00, D3, R/W, Chip Identification	r= 41	01: 11 (15 11				
CHIPID	[7:4]	Chip identification number: D (hex)				
REVID	[3:0]	Revision number, 3 (hex)				
0x01, 82, R/W, Enable Register						
FAST_SHUTDOWN_EN	[7]	0: Fast shutdown disab 1: Fast shutdown ena				
CW_EN	[6]	0: Color wheel circuity 1: Color wheel circuitry				
BUCK_GP3_EN	[5]	<b>0: General purpose b</b> 1: Generale purpose b				
BUCK_GP2_EN	[4]	0: General purpose but 1: General purpose but	<b>uck2 disabled</b> ck2 enabled			
BUCK_GP1_EN	[3]	0: General purpose bu 1: General purpose bu				
ILLUM_LED_AUTO_OFF_EN	[2]	0: Illum_led_auto_off_ 1: Illum_led_auto_off_e				
ILLUM_EN	[1]	0: Illum regulators disa 1: Illum regulators en				
DMD_EN	[0]	0: DMD regulators dis 1: DMD regulators ena				
0x02, 70, R/W, IREG Switch Contro	l					
TBD	[7]	Reserved, value does	not matter.			
		Rlim voltage top-side (mV). Illum current limit = Rlim voltage / Rlim				
	[6:3]	0000: 17	1000: 73			
		0001: 20	1001: 88			
		0010: 23	1010: 102			
ILLUM_ILIM		0011: 25	1011: 117			
		0100: 29	1100: 133			
		0101: 37	1101: 154			
		0110: 44	1110: 176			
		0111: 59	1111: 197			
ILLUM_SW_ILIM_EN	[2:0]	Bit1: CH2, MOSFET Q	transient current limit (0 transient current limit (0 transient current limit (0	:disabled, 1:enabled)		
0x03, 00, R/W, SW1_IDAC(1)						
TBD	[7:2]	Reserved, value does	not matter.			
SW1_IDAC<9:8>	[1:0]	Led current of CH1(A) = ((Bit value + 1)/1024) × (150 mV / Rlim), Most significant bits of 10 bits register (register 0x03 and 0x04).  00 0000 0000 [OFF]  00 0011 0011 [(52/1024) × (150mV/Rlim)], Minimum code.				
		11 1111 1111 [150mV/Rlim]				
0x04, 00, R/W, SW1_IDAC(2)						
SW1_IDAC<7:0>	[7:0]	Led current of CH1(A) = ((Bit value + 1)/1024) × (150 mV / Rlim), Least significant bits of 10 bits register (register 0x03 and 0x04).  00 0000 0000 [OFF]  00 0011 0011 [(52/1024) × (150mV/Rlim)], Minimum code.				
		 11 1111 1111 [150mV/Rlim]				



NAME	BITS	DESCRIPTION		
0x05, 00, R/W, SW2_IDAC(1)				
TBD	[7:2]	Reserved, value does not matter.		
SW2_IDAC<9:8>	[1:0]	Led current of CH2(A) = ((Bit value + 1)/1024) × (150 mV / Rlim), Most significant bits o bits register (register 0x05 and 0x06).  00 0000 0000 [OFF]  00 0011 0011 [(52/1024) × (150mV/Rlim)], Minimum code 11 1111 1111 [150mV/Rlim]		
0x06, 00, R/W, SW2_IDAC(2)		THE THE LOCAL CONTROL OF THE PARTY OF THE PA		
SW2_IDAC<7:0>	[7:0]	Led current of CH2(A) = ((Bit value + 1)/1024) × (150 mV / Rlim), Least significant bits of 10 bits register (register 0x05 and 0x06).  00 0000 0000 [OFF]  00 0011 0011 [(52/1024) × (150mV/Rlim)], Minimum code.		
0x07, 00, R/W, SW3_IDAC(1)		11 1111 1111 [150mV/Rlim]		
TBD	[7:2]	Reserved, value does not matter.		
SW3_IDAC<9:8>	[1:0]	Led current of CH3(A) = ((Bit value + 1)/1024) × (150 mV / Rlim), Most significant bits of 10 bits register (register 0x07 and 0x08).  00 0000 0000 [OFF] 00 0011 0011 [(52/1024) × (150mV/Rlim)], Minimum code.		
		11 1111 1111 [150mV/Rlim]		
0x08, 00, R/W, SW3_IDAC(2)	r			
SW3_IDAC<7:0>	[7:0]	Led current of CH3(A) = ((Bit value + 1)/1024) $\times$ (150 mV / Rlim), Least significant bits of 10 bits register (register 0x07 and 0x08). <b>00 0000 0000 [OFF]</b> 00 0011 0011 [(52/1024) $\times$ (150mV/Rlim)], Minimum code.		
		11 1111 1111 [150mV/Rlim]		
0x09, 00, R/W, Switch ON/OFF Con	trol			
SW3	[7]	Only used if DIRECT MODE is enabled (see register 0x2F)  0: SW3 disabled  1: SW3 enabled		
SW2	[6]	Only used if DIRECT MODE is enabled (see register 0x2F)  0: SW2 disabled  1: SW2 enabled		
SW1	[5]	Only used if DIRECT MODE is enabled (see register 0x2F)  0: SW1 disabled  1: SW1 enabled		
TBD	[4:0]	Reserved, value does not matter.		
0x0A, 00, R/W, Analog Front End (	1)			
AFE_EN	[7]	0: Analog front end disabled 1: Analog front end enabled		
AFE_CAL_DIS	[6]	0: Calibrated 18x AFE_VGA 1: Uncalibrated 18x AFE_VGA		
AFE_GAIN	[5:4]	Gain analog front end gain  00: Off  01: 1x  10: 9.5x  11: 18x		



NAME	BITS	DESCRIPTION					
AFE_SEL	[3:0]	Selected analog multiplexer input  0000: ILLUM_A_FB/xx, where xx is controlled by VLED_OVP_VLED_RATIO<4:0> (reg0x19)  0001: ILLUM_B_FB/xx, where xx is controlled by VLED_OVP_VLED_RATIO<4:0> (reg0x19) 0010: VIN/xx, where xx is controlled by ILLUM_LED_AUTO_OFF_SEL<3:0> (reg0x18) 0011: V_LABB 0100: RLIM_K1 0101: RLIM_K2 0110: CH1_SWITCH 0111: CH2_SWITCH 1000: CH3_SWITCH 1001: VREF_1V2 1010: VOTS (Main temperature sense block output voltage) 1011: VPROG1/12 (EEPROM block1 programming voltage divided by 12) 1100: VPROG2/12 (EEPROM block2 programming voltage divided by 12) 1101: ACMPR_IN_1 1111: ACMPR_IN_2 1111: ACMPR_IN_3					
0x0B, 00, R/W, Analog Front End (	2)						
TSAMPLE_SEL	[7:6]	Samples time LABB Sensor (µs)  00: 7  01: 14  10: 21  11: 28					
SAMPLE_LABB	[5]		0: LABB SAMPLING disabled 1: START LABB SAMPLING (auto reset to 0 after TSAMPLE_SEL time).				
		OVP_VIN Division fac	tor.				
		00000: 3.33	01000: 6.10	10000: 9.16	11000: 12.51		
		00001: 4.98	01001: 6.23	10001: 9.60	11001: 12.94		
		00010: 5.23	01010: 6.67	10010: 9.99	11010: 13.31		
VLED_OVP_VIN_RATIO	[4:0]	00011: 5.32	01011: 7.11	10011: 10.41	11011: 13.70		
		00100: 5.42	01100: 7.50	10100: 10.88	11100: 14.11		
		00101: 5.52	01101: 7.96	10101: 11.26	11101: 14.56		
		00110: 5.62	01110: 8.34	10110: 11.67	11110: 15.04		
OVOC OO B Main Status Bogistor		00111: 5.85	01111: 8.77	10111: 12.11	11111: 15.41		
0x0C, 00, R, Main Status Register		0: No PG or OV failu	ree for any of the L	/ Supplies			
SUPPLY_FAULT	[7]	1: PG failures for a L\		v Supplies			
ILLUM_FAULT	[6]	0: ILLUM_FAULT = L 1: ILLUM_FAULT = H					
PROJ_ON_INT	[5]	0: PROJ_ON = HIGH 1: PROJ_ON = LOW					
DMD_FAULT	[4]	0: DMD_FAULT = LC 1: DMD_FAULT = HIC					
BAT_LOW_SHUT	[3]	0: VIN > UVLO_SEL< 1: VIN < UVLO_SEL<					
BAT_LOW_WARN	[2]	0: VIN > LOWBATT_SEL<4:0> 1: VIN < LOWBATT_SEL<4:0>					
TS_SHUT	[1]	0: Chip temperature < 132.5°C and no violation in V5V0 1: Chip temperature > 156.5°C, or violation in V5V0					
TS_WARN	[0]		0: Chip temperature < 121.4°C 1: Chip temperature > 123.4°C				



NAME	BITS		DESCR	IPTION		
0x0D, F5, Interrupt Mask Register						
SUPPLY_FAULT_MASK	[7]		0: Not masked for SUPPLY_FAULT interrupt  1: Masked for SUPPLY_FAULT interrupt			
ILLUM_FAULT_MASK	[6]	0: Not masked for ILLUM_FAULT interrupt  1: Masked for ILLUM_FAULT interrupt				
PROJ_ON_INT_MASK	[5]		0: Not masked for PROJ_ON_INT interrupt  1: Masked for PROJ_ON_INT interrupt			
DMD_FAULT_MASK	[4]	0: Not masked for DMD_F  1: Masked for DMD_F				
BAT_LOW_SHUT_MASK	[3]	0: Not masked for BA 1: Masked for BAT_LO	T_LOW_SHUT interrup W_SHUT interrupt	ot		
BAT_LOW_WARN_MASK	[2]	0: Not masked for BAT 1: Masked for BAT_L	_LOW_WARN interrupt OW_WARN interrupt			
TS_SHUT_MASK	[1]	0: Not masked for TS 1: Masked for TS_SHU				
TS_WARN_MASK	[0]	0: Not masked for TS_VA  1: Masked for TS_WA				
0x0E, 00, R/W, Break-Before-Make	Delay					
BBM_DELAY	[7:0]	Break before make delay register (ns), step size is 111 ns <b>0000 0000: 0</b> 0000 0001: 333 0000 0010: 444 0000 0011: 555				
		1111 1101: 28305 1111 1110: 28416 1111 1111: 28527				
0x0F, 07, R/W, Fast Shutdown Tim	ing					
		VOFS/RESETZ_DELA	Y (µs)			
		0000: 4.000 – 4.445	1000: 6.230 – 7.120			
		0001: 8.010 – 8.900	1001: 12.46 – 14.24			
		0010: 16.02 – 17.80	1010: 24.89 – 28.44			
VOFS/RESETZ_DELAY	[7:4]	0011: 32.00 – 35.55	1011: 49.77 – 56.88			
		0100: 63.99 – 71.10	1100: 99.5 – 113.8			
		0101: 128.0 – 142.2	1101: 199.1 – 227.6			
		0110: 256.0 – 284.5	1110: 398.3 – 455.2			
		0111: 512.1 – 569.0	1111: 1024.2 – 1138.0			
		VBIAS/VRST_DELAY	. ,			
		0000: 4.000 – 4.445	1000: 6.230 – 7.120			
VBIAS/VRST_DELAY		0001: 8.010 – 8.900	1001: 12.46 – 14.24			
		0010: 16.02 – 17.80	1010: 24.89 – 28.44			
	[3:0]	0011: 32.00 – 35.55	1011: 49.77 – 56.88			
	[]	0100: 63.99 – 71.10	1100: 99.5 – 113.8			
		0101: 128.0 – 142.2	1101: 199.1 – 227.6			
		0110: 256.0 – 284.5	1110: 398.3 – 455.2			
		0111: 512.1 – 569.0	1111: 1024.2 – 1138.0			



NAME	BITS	DESCRIPTION					
0x10, C0, R/W, VOFS State Duration	n						
VOFS_STATE_DURATION	[7:5]	Duration of VOFS state (ms) 000: 1 001: 5 010: 10 011: 20 100: 40 101: 80 110: 160 111: 320					
		Low battery level select	ction				
		00000: 3.93	01000: 7.27	10000: 10.94	11000: 14.96		
		00001: 5.92	01001: 7.43	10001: 11.46	11001: 15.47		
		00010: 6.21	01010: 7.95	10010: 11.92	11010: 15.91		
LOWBATT_SEL	[4:0]	00011: 6.32	01011: 8.46	10011: 12.42	11011: 16.37		
		00100: 6.43	01100: 8.93	10100: 12.97	11100: 16.87		
		00101: 6.55	01101: 9.47	10101: 13.42	11101: 17.40		
		00110: 6.67	01110: 9.92	10110: 13.91	11110: 17.96		
		00111: 6.93	01111: 10.42	10111: 14.43	11111: 18.41		
0x11, 00, R/W, VBIAS State Duration	n	T					
VBIAS_STATE_DURATION	[7:5]	Duration of VBIAS state (ms)  000: bypass  001: 5  010: 10  011: 20  100: 40  101: 80  110: 160  111: 320					
		Undervoltage lockout level selection					
		00000: 3.93	01000: 7.27	10000: 10.94	11000: 14.96		
		00001: 5.92	01001: 7.43	10001: 11.46	11001: 15.47		
		00010: 6.21	01010: 7.95	10010: 11.92	11010: 15.91		
UVLO_SEL	[4:0]	00011: 6.32	01011: 8.46	10011: 12.42	11011: 16.37		
		00100: 6.43	01100: 8.93	10100: 12.97	11100: 16.87		
		00101: 6.55	01101: 9.47	10101: 13.42	11101: 17.40		
		00110: 6.67	01110: 9.92	10110: 13.91	11110: 17.96		
		00111: 6.93	01111: 10.42	10111: 14.43	11111: 18.41		
0x13, 00, R/W, GP1 Buck Converte	r Voltag	e Selection					
BUCK_GP1_TRIM	[7:0]	General purpose1 bud 00000000 1 V	k output voltage = 1+ bi	t value * 15.69 (stepsize	e = 15.69 mV)		
		11111111 5 V					
0x14, 00, R/W, GP2 Buck Converte	r voltag	e Selection					
BUCK_GP2_TRIM	[7:0]	General purpose2 buck output voltage = 1+ bit value * 15.69 (stepsize = 15.69 mV) 00000000 1 V					
		11111111 5 V					
0x15, 00, R/W, GP3 Buck Converte	0x15, 00, R/W, GP3 Buck Converter Voltage Selection						
BUCK_GP3_TRIM	[7:0]	General purpose3 driver output voltage = 1+ bit value * 15.69 (stepsize = 15.69 mV) 00000000 1 V					
		11111111 5 V					



NAME	BITS	DESCRIPTION					
0x16, 00, R/W, Buck Skip Mode							
TBD	[7:5]	Reserved, value does not matter.					
BUCK_SKIP_ON	[4:0]	Skip Mode: Bit4: Buck_GP3 (0:disabled, 1:enabled) Bit3: Buck_GP1 (0:disabled, 1:enabled) Bit2: Buck_GP2 (0:disabled, 1:enabled) Bit1: Buck_DMD1 (0:disabled, 1:enabled) Bit0: Buck_DMD2 (0:disabled, 1:enabled)					
0x17, 02, R/W, User Configuration	Selection	on Register					
DIG_SPI_FAST_SEL	[7]	0: SPI Clock from 0 to 1: SPI Clock from 20 to					
TBD	[6]	Reserved, value does	not matter.				
ILLUM_EXT_LSD_CUR_LIM_EN	[5]		sabled (External FETs bled (External FETs mo				
Reserved	[4]						
ILLUM_3A_INT_SWITCH_SEL	[3]			JM_EXT_SWITCH_CAP	<6> (Reg0x26). Other		
ILLUM_DUAL_OUTPUT_CNTR_SE L	[2]	4 bits are <3:0> of this x xx00: Off x x110: 2 x 3 A Interna	register. "x" is don't car	re.			
ILLUM_INT_SWITCH_SEL	[1]	x 0010: 1 x 6 A Intern	al FETs				
ILLUM_EXT_SWITCH_SEL	[0]	x 1010: 1 x 3 A Internal FETs 0 xx0x: Off 0 x11x: 2 x 3 A Internal FETs 0 001x: 1 x 6 A Internal FETs 0 101x: 1 x 3 A Internal FETs 1 xxx1: External FETs					
0x18, 00, R/W, OLV -ILLUM_LED_A	O_OTU	FF_SEL					
ILLUM_OLV_SEL	[7:4]	Illum openloop voltage (V) = 3 + bit value * 1 (stepsize = 1 V)  0000: 3 V  0001: 4 V  1110: 17 V  1111: 18 V					
		Bit value	Led Auto Off Level (V)	VIN division factor			
		0000	3.93	3.33			
		0001	5.92	4.98			
		0010	6.21	5.23			
		0011	6.32	5.32			
		0100	6.43	5.42			
		0101	6.55	5.52			
		0110	6.67	5.62			
ILLUM_LED_AUTO_OFF_SEL	[3:0]	0111	6.93	5.85			
		1000	7.27	6.10			
		1001	7.95	6.67			
		1010	8.93	7.50			
		1011	9.92	8.34			
		1100	10.94	9.16			
		1101	11.92	9.99			
		1110	12.97	10.88			
		1111	13.91	11.67			

# TEXAS INSTRUMENTS

## **Register Maps (continued)**

NAME	BITS	DESCRIPTION								
0x19, 1F, R/W, Illumination Buck C										
Reserved	[7:5]									
		Bit value / OVP VLED division factor								
		00000: 3.33	01000: 6.10	10000: 9.16	11000: 12.51					
		00001: 4.98	01001: 6.23	10001: 9.60	11001: 12.94					
		00010: 5.23	01010: 6.67	10010: 9.99	11010: 13.31					
VLED_OVP_VLED_RATIO	[4:0]	00011: 5.32	01011: 7.11	10011: 10.41	11011: 13.70					
		00100: 5.42	01100: 7.50	10100: 10.88	11100: 14.11					
		00101: 5.52	01101: 7.96	10101: 11.26	11101: 14.56					
		00110: 5.62	01110: 8.34	10110: 11.67	11110: 15.04					
		00111: 5.85	01111: 8.77	10111: 12.11	11111: 15.41					
0x1B, 00, R/W, Color Wheel PWM	/oltage(	1)								
CW_PWM <7:0>	[7:0]	Least significant 8 bits of 16 bits register (register 0x1B and 0x1C) Average color wheel PW voltage (V), step size = 76.295 $\mu$ V 0x0000 0 V								
		0xFFFF 5 V								
0x1C, 00, R/W, Color Wheel PWM Voltage(2)										
CW_PWM <15:8>	[7:0]	Most significant 8 bits of 16 bits register (register 0x1B and 0x1C) Average color wheel PWM voltage (V), step size = 76.295 $\mu$ V 0x0000 0 V								
		0xFFFF 5 V	 DXFFFF 5 V							
0x25, 00, R/W, ILLUM BUCK CONV	ERTER	BANDWIDTH SELECT	ION							
reserved	[7:4]									
		ILED CONTROL LOOP BANDWIDTH INCREASE (dB)								
		00: 0								
ILLUM_BW_BC1	[3,2]	01: 1.9								
		10: 4.7								
11: 9.3										
		ILED CONTROL LOOP BANDWIDTH INCREASE (dB)								
		00: 0								
ILLUM_BW_BC2	[1,0]	01: 1.9								
		10: 4.7 11: 9.3								
0x26, 9F, R, Capability register		11: 9.3								
LED_AUTO_TURN_OFF_CAP	[7]	0: LED_AUTO_TURN_OFF_CAP disabled 1: LED_AUTO_TURN_OFF_CAP enabled								
ILLUM_EXT_SWITCH_CAP	[6]	No external switch control capability     External switch control capability included								
CW_CAP	[5]	0: No color wheel capability 1: Color wheel capability included								
DMD type	[4]	0: VSP 1: TRP								
DMD_LDO1_USE	[3]	0: LDO1 not used for DMD, voltage set by user register 1: LDO1 used for DMD, voltage set by EEPROM								
DMD_LDO2 _USE	[2]	0: LDO2 not used for DMD, voltage set by user register 1: LDO2 used for DMD, voltage set by EEPROM								
DMD_BUCK1 _USE	[1]	0: DMD Buck1 disabled 1: DMD Buck1 used								



NAME	BITS	DESCRIPTION					
DMD_BUCK2 _USE	[0]	0: DMD Buck2 disabled 1: DMD Buck2 used					
0x27, 00, R, Detailed status registe	r1 (Pow	er good failures for general purpose and illumination blocks)					
BUCK_GP3_PG_FAULT	[7]	No fault     Focus motor buck power good failure. Does not initiate a fast shutdown.					
BUCK_GP1_PG_FAULT	[6]	No fault     General purpose buck1 power good failure. Does not initiate a fast shutdown.					
BUCK_GP2_PG_FAULT	[5]	0: No fault 1: General purpose buck2 power good failure. Does not initiate a fast shutdown.					
Reserved	[4]						
ILLUM_BC1_PG_FAULT	[3]	1: Illum buck converter1 power good failure. Does not initiate a fast shutdown.					
ILLUM_BC2_PG_FAULT	[2]	1: Illum buck converter2 power good failure. Does not initiate a fast shutdown.					
TBD	[1]	Reserved, value always 0					
TBD	[0]	Reserved, value always 0					
0x28, 00, R, Detailed status registe	r2 (Ove	voltage failures for general purpose and illum blocks)					
BUCK_GP3_OV_FAULT	[7]	No fault     Focus motor buck overvoltage failure. Does not initiate a fast shutdown.					
BUCK_GP1_OV_FAULT	[6]	No fault     General purpose buck1 overvoltage failure. Does not initiate a fast shutdown.					
BUCK_GP2_OV_FAULT	[5]	No fault     General purpose buck2 overvoltage failure. Does not initiate a fast shutdown.					
TBD	[4]	Reserved, value always 0					
ILLUM_BC1_OV_FAULT	[3]	1: Illum buck converter1 overvoltage failure. Does not initiate a fast shutdown.					
ILLUM_BC2_OV_FAULT	[2]	1: Illum buck converter2 overvoltage failure. Does not initiate a fast shutdown.					
TBD	[1]	Reserved, value always 0					
TBD	[0]	Reserved, value always 0					
0x29, 00, R, Detailed status register3 (Power good failure for DMD related blocks)							
TBD	[7]	Reserved, value always 0					
DMD_PG_FAULT	[6]	O: No fault 1: VBIAS, VOFS and/or VRST power good failure. Initiates a fast shutdown.					
BUCK_DMD1_PG_FAULT	[5]	1: Buck1 (used to create DMD voltages) power good failure. Initiates a fast shutdown.					
BUCK_DMD2_PG_FAULT	[4]	1: Buck2 (used to create DMD voltages) power good failure. Initiates a fast shutdown.					
TBD	[3]	Reserved, value always 0					
TBD	[2]	Reserved, value always 0					
LDO_GP1_PG_FAULT / LDO_DMD1_PG_FAULT	[1]	O: No fault 1: LDO1 (used as general purpose or DMD specific LDO) power good failure. Initiates a fast shutdown.					
LDO_GP2_PG_FAULT / LDO_DMD2_PG_FAULT	[0]	0: No fault 1: LDO2 (used as general purpose or DMD specific LDO) power good failure. Initiates a fast shutdown.					
0x2A, 00, R, Detailed status register4 (Overvoltage failures for DMD related blocks and Color Wheel)							
TBD	[7]	Reserved, value always 0					
TBD	[6]	Reserved, value always 0					
BUCK_DMD1_OV_FAULT	[5]	0: No fault 1: Buck1 (used to create DMD voltage) overvoltage failure					



NAME	BITS	DESCRIPTION							
BUCK_DMD2_OV_FAULT	[4]	0: No fault 1: Buck2 (used to create DMD voltage) overvoltage failure							
TBD	[3]	Reserved, value always 0							
TBD	[2]	Reserved, value always 0							
LDO_GP1_OV_FAULT / LDO_DMD1_OV_FAULT	[1]	0: No fault 1: LDO1 (used as gen	eral purpose or DMD s	pecific LDO) overvoltage	e failure				
LDO_GP2_OV_FAULT / LDO_DMD2_OV_FAULT	[0]	0: No fault 1: LDO2 (used as general purpose or DMD specific LDO) overvoltage failure							
0x2B, 00, R, Chip ID extension									
CHIP_ID_EXTENTION	[7:0]	ID extension to disting	uish between various c	onfiguration options.					
0x2C, 00, R/W, ILLUM_LED_AUTO_	_TURN_	OFF_DELAY SETTING	SS						
Reserved	[7:4]	TBD							
		ILLUM_LED_AUTO_T	URN_OFF_DELAY (μs	ec)	_				
		0000: 4.000-4.445	0100: 63.99-71.10	1000: 6.230-7.120	1100: 99.5-113.8				
ILLUM_LED_AUTO_TURN_OFF_D   ELAY	[3:0]	0001: 8.010-8.900	0101: 128.0-142.2	1001: 12.46-14.24	1101: 199.1-227.6				
		0010: 16.02-17.80	0110: 256.0-284.5	1010: 24.89-28.44	1110: 398.3-455.2				
		0011: 32.00-35.55	0111: 512.1-569.0	1011: 49.77-56.88	1111: 1024.2-1138.0				
0x2E, 00, R/W, User Password									
USER PASSWORD (0xBABE) [7:0] Write Consecutively 0xBA and 0xBE to unlock.									
0x2F, 00, R/W, User Protection Reg	0x2F, 00, R/W, User Protection Register								
TBD	[7:3]	Reserved, value does	not matter.						
EEPROM_PROGRAM	[2]	0: EEPROM programming disabled 1: Shadow register values programmed to EEPROM							
DIRECT_MODE	[1]	0: Direct mode disabled 1: Direct mode enabled (register 0x09 to control switched)							
PROTECT_USER_REG	[0]	0: ALL regular USER registers are WRITABLE, except for READ ONLY registers 1: ONLY USER registers 0x02, 0x03, 0x04, 0x05, 0x06, 0x07, 0x08, and 0x09 are WRITABLE							
0x30, 00, R/W, User EEPROM Register									
USER_REGISTER1	[7:0]	User EEPROM Register1							
0x31, 00, R/W, User EEPROM Regis	ster								
USER_REGISTER2	[7:0]	User EEPROM Regist	ter2						
0x32, 00, R/W, User EEPROM Regis	ster								
USER_REGISTER3	[7:0]	User EEPROM Register3							
0x33, 00, R/W, User EEPROM Regis	ster								
USER_REGISTER4	[7:0]	User EEPROM Register4							
0x34, 00, R/W, User EEPROM Register									
USER_REGISTER5	[7:0]	0] User EEPROM Register5							
0x35, 00, R/W, User EEPROM Regis	ster								
USER_REGISTER6	[7:0]	User EEPROM Register6							

#### **Application and Implementation**

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 8.1 Application Information

In display applications, using the DLPA3000 provides all needed analog functions including all analog power supplies and the RGB LED driver (up to 6 A per LED) to provide a robust and efficient display solution. Each DLP application is derived primarily from the optical architecture of the system and the format of the data coming into the DLPC343x DLP controller chip.

#### 8.2 Typical Applications

#### 8.2.1 Typical Application Setup Using DLPA3000

A common application when using DLPA3000 is to use it with a DLP3010 DMD and DLPC3433/DLPC3438 controller for creating a small, ultra-portable projector. The DLPC3433/DLPC3438 in the projector typically receives images from a PC or video player using HDMI or VGA analog, as shown in Figure 27. Card readers and Wi-Fi can also be used to receive images if the appropriate peripheral chips are added. The DLPA3000 provides power supply sequencing and control of the RGB LED currents as required by the application.




Figure 27. Typical Setup Using DLPA3000

#### 8.2.1.1 Design Requirements

An ultra-portable projector can be created by using a DLP chip set comprised of a DLP3010 (.3 720) DMD, a DLPC3433 or DLPC3438 controller, and the DLPA3000 PMIC/LED Driver. The DLPC3433 or DLPC3438 does the digital image processing, the DLPA3000 provides the needed analog functions for the projector, and DMD is the display device for producing the projected image. In addition to the three DLP chips in the chipset, other chips may be needed. At a minimum, a Flash part is needed to store the software and firmware to control the DLPC3433 or DLPC3438. The illumination light that is applied to the DMD is typically from red, green, and blue LEDs. These are often contained in three separate packages, but sometimes more than one color of LED die may be in the same package to reduce the overall size of the projector. For connecting the DLPC3433 or DLPC3438 to the front-end chip for receiving images, the parallel interface is typically used. While using the parallel interface. I<sup>2</sup>C should be connected to the front-end chip for inputting commands to the DLPC3433 or DLPC3438.

## TEXAS INSTRUMENTS

#### **Typical Applications (continued)**

The DLPA3000 has five built-in buck switching regulators to serve as projector system power supplies. Two of the regulators are fixed to 1.1 V and 1.8 V for powering the DLP chipset. The remaining three buck regulators are available for general purpose use and their voltages are programmable. These three programmable regulators can be used to drive variable-speed fans or to power other projector chips, such as the front-end chip. The only power supply needed at the DLPA3000 input is SYSPWR from an external DC power supply or internal battery. The entire projector can be turned on and off by using a single signal called PROJ\_ON. When PROJ\_ON is high, the projector turns on and begins displaying images. When PROJ\_ON is set low, the projector turns off and draws just microamps of current on SYSPWR.

#### 8.2.1.2 Detailed Design Procedure

For connecting the DLP3010, DLPC3433 or DLPC3438 and DLPA3000 together, see the reference design schematic. When a circuit board layout is created from this schematic, a very small circuit board is possible. An example small-board layout is included in the reference design database. Layout guidelines should be followed to achieve reliable projector operation. The optical engine that has the LED packages and the DMD mounted to it is typically supplied by an optical OEM who specializes in designing optics for DLP projectors.

#### 8.2.1.3 Application Curve

As the LED currents that are driven time-sequentially through the red, green, and blue LEDs are increased, the brightness of the projector increases. This increase is somewhat non-linear, and the curve for typical white-screen lumens changes with LED currents, as shown in Figure 28. For the LED currents shown, it is assumed that the same current amplitude is applied to the red, green, and blue LEDs. The thermal solution used to heatsink the red, green, and blue LEDs can significantly alter the curve shape shown.




Figure 28. Luminance vs LED Current



#### **Typical Applications (continued)**

#### 8.2.2 Typical Application with DLPA3000 Internal Block Diagram




Figure 29. Typical Application:  $V_{IN}$  = 12 V,  $I_{OUT}$  = 6 A, LED, Internal FETs

## TEXAS INSTRUMENTS

#### 9 Power Supply Recommendations

The DLPA3000 is designed to operate from a 6 V to 20 V input voltage supply or battery. To avoid insufficient supply current due to line drop, ringing due to trace inductance at the VIN terminals, or supply peak current limitations, additional bulk capacitance may be required. In the case of ringing that is caused by the interaction with the ceramic input capacitors, an electrolytic or tantalum type capacitor may be needed for damping.

The amount of bulk capacitance required should be evaluated such that the input voltage can remain in spec long enough for a proper fast shutdown to occur for the  $V_{OFFSET}$ ,  $V_{RESET}$ , and  $V_{BIAS}$  supplies. The shutdown begins when the input voltage drops below the programmable UVLO threshold, such as when the external power supply or battery supply is suddenly removed from the system.



#### 10 Layout

#### 10.1 Layout Guidelines

For switching power supplies, the layout is an important step in the design process, especially when it concerns high-peak currents and high-switching frequencies. If the layout is not carefully done, the regulator could show stability issues and/or EMI problems. Therefore, it is recommended to use wide- and short-traces for high-current paths and for their return power ground paths. The input capacitor, output capacitor, and inductor should be placed as near as possible to the IC. In order to minimize ground noise coupling between different buck converters, it is advised to separate their grounds and connect them together at a central point under the part.

The high currents of the buck converters concentrate around pins  $V_{IN}$ , SWITCH and  $P_{GND}$  (Figure 30). The voltage at the pins  $V_{IN}$ ,  $P_{GND}$ , and FB are DC voltages while the pin SWITCH has a switching voltage between  $V_{IN}$  and  $P_{GND}$ . In case the FET between pins 52 and 53 is closed, the red line indicates the current flow while the blue line indicates the current flow when the FET between pins 53 and 54 is closed. These paths carry the highest currents and must be kept as short as possible.




Figure 30. High AC Current Paths in a Buck Converter

The trace to the  $V_{IN}$  pin carries high AC currents. Therefore, the trace should be low-resistive to prevent voltage drop across the trace. Additionally, the decoupling capacitors should be placed as near to the  $V_{IN}$  pin as possible.

The SWITCH pin is connected alternatingly to the  $V_{IN}$  or GND. This means a square wave voltage is present on the SWITCH pin with an amplitude of  $V_{IN}$  and containing high frequencies. This can lead to EMI problems if not properly handled. To reduce EMI problems, a snubber network (RSN7 & CSN7) is placed at the SWITCH pin to prevent and/or suppress unwanted high-frequency ringing at the moment of switching.

The  $P_{GND}$  pin sinks high current and should be connected to a star ground point such that it does not interfere with other ground connections.

The FB pin is the sense connection for the regulated output voltage, which is a DC voltage; no current is flowing through this pin. The voltage on the FB pin is compared with the internal reference voltage in order to control the loop. The FB connection should be made at the load such that I•R drop is not affecting the sensed voltage.

#### 10.2 Layout Example

As an example of a proper layout, one of the buck converters layout is shown in Figure 31. It shows the routing and placing of the components around the DLPA3000 for optimal performance. The output voltage of the converters used by the DLPA3000 is set through a register. The DLPA3000 uses the feedback pin to compare the output voltage with an internal setpoint.

#### **Layout Example (continued)**




Figure 31. Practical Layout

For a proper layout, short traces are required and power grounds should be separated from each other. This avoids ground shift problems, which can occur due to interference of the ground currents of different buck converters. High currents are flowing through the inductor (L9) and the output capacitors (C46, C47). Therefore, it is important to keep the traces to and from inductor and capacitors as short as possible to avoid losses due to trace resistance. It is strongly recommended to use high quality capacitors with a low ESR value to keep the losses in the capacitors as low as possible, and to keep the voltage ripple on the output acceptable.

In order to prevent problems with switching high currents at high frequencies, the layout is very critical and snubber networks are advisable. The switching frequency can vary from several hundreds of kHz to frequencies in the MHz range. Keep in mind that it takes only nanoseconds to switch currents from zero to several amperes, which is equivalent to even much higher frequencies. Those switching moments will cause EMI problems if not properly handled, especially when ringing occurs on the edges, which can have higher amplitude and frequency as the switching voltage itself. To prevent this ringing, the DLPA3000 buck converters all need a snubber network consisting of a resistor and a capacitor in series implemented on the board to reduce this unwanted behavior. In this case, the snubber network is placed on the bottom-side of the PCB (thus not visible here) and connected to the trace of L9 routing to the switch node.

In order to clarify what plays a role when laying out a buck converter, this paragraph explains the connections and placing of the parts around the buck converter connected to the pins 50 through 54. The supply voltage is connected to pin 52, which is laid out on a mid-layer (purple-colored) and is connected to this pin using 3 vias to ensure a stable and low-resistance connection is made. The decoupling is done by capacitor C43 and C44, visible on the bottom-right of Figure 31, and the connection to the supply and the ground layer is done using multiple vias. The ground connection on pin 54 is also done using multiple vias to the ground layer, which is visible as the blue areas in Figure 31. By using different layers, it is possible to create low-resistive paths. Ideally, the ground connection of the output capacitors and the ground connection of the part (pin 54) should be close together. The layout connects both points together using a wide trace on the bottom layer (blue colored area) which is also suitable to bring both connections together. All buck converters in the layout have the same layout structure and use a separated ground trace to their respective ground connection on the part. All these ground connections are connected together on the ground plane below the DLPA3000 itself. Figure 31 shows the position of the converter inductor and its accompanying capacitors (L9 & C46, C47) positioned as near as possible to the pins 51 and 53 using traces as thick as possible. The ground connections of these capacitors is done using multiple vias to the ground layer to ensure a low resistance path.

#### 10.3 SPI Connections

The SPI interface consists of several digital lines and the SPI supply. If routing of the interface lines is not done properly, communication errors can occur. It should be prevented that SPI lines can pickup noise and possible interfering sources should be kept away from the interface.

#### **SPI Connections (continued)**

Pickup of noise can be prevented by ensuring that the SPI ground line is routed together with the digital lines as much as possible to the respective pins. The SPI interface should be connected by a separate own ground connection to the DGND of the DLPA3000 (Figure 32). This prevents ground noise between SPI ground references of DLPA3000 and DLPC due to the high current in the system.




Figure 32. SPI Connections

Interfering sources should be kept away from the interface lines as much as possible. High-current lines, such as neighboring PWR\_7, should especially be routed carefully. If PWR 7 is routed too close to SPI\_CLK, for example, it could lead to false clock pulses and thus communication errors.

#### 10.4 R<sub>LIM</sub> Routing

 $R_{LIM}$  is used to sense the LED current. To accurately measure the LED current, the RLIM\_K\_1,2 lines should be connected close to the top-side of measurement resistor  $R_{LIM}$ , while RLIM\_BOT\_K\_1,2 should be connected close to the bottom-side of  $R_{LIM}$ .

The switched LED current is running through R<sub>LIM</sub>. Therefore, a low-ohmic ground connection for R<sub>LIM</sub> is strongly advised.

#### 10.5 LED Connection

Switched large currents are running through the wiring from the DLPA3000 to the LEDs. Therefore, special attention needs to be paid here. Two perspectives apply to the LED-to-DLPA3000 wiring:

- 1. The resistance of the wiring, R<sub>series</sub>
- 2. The inductance of the wiring, L<sub>series</sub>

The location of the parasitic series impedances are depicted in Figure 33.

## TEXAS INSTRUMENTS

#### **LED Connection (continued)**




Figure 33. Parasitic Inductance (L<sub>series</sub>) and Resistance (R<sub>series</sub>) in Series with LED

Currents up to 6 A can run through the wires connecting the LEDs to the DLPA3000. Some noticeable dissipation can easily be caused. Every 10 m $\Omega$  of series resistances implies for 6 A average LED current a parasitic power dissipation of 0.36 W. This might cause PCB heating, but more importantly, the overall system efficiency is deteriorated.

Additionally, the resistance of the wiring might impact the control dynamics of the LED current. It should be noted that the routing resistance is part of the LED current control loop. The LED current is controlled by  $V_{LED}$ . For a small change in  $V_{LED}$  ( $\Delta V_{LED}$ ) the resulting LED current variation ( $\Delta I_{LED}$ ) is given by the total differential resistance in that path:

$$\Delta I_{LED} = \frac{\Delta V_{LED}}{r_{LED} + R_{series} + R_{on}_{SW}_{P,Q,R} + R_{LIM}}$$
(10)

in which  $r_{LED}$  is the differential resistance of the LED and Ron\_SW\_P,Q,R the on resistance of the strobe decoder switch. In this expression,  $L_{series}$  is ignored since realistic values are usually sufficiently low to cause any noticeable impact on the dynamics.

All the comprising differential resistances are in the range of 25 m $\Omega$  to several 100s m $\Omega$ . Without paying special attention, a series resistance of 100 m $\Omega$  can easily be obtained. It is advised to keep this series resistance sufficiently low (for example, <50 m $\Omega$ ).

The series inductance plays an important role when considering the switched nature of the LED current. While cycling through R, G, and B LEDs, the current through these branches is turned-on and turned-off in short-time duration. Specifically, turning-off is fast. A current of 6 A goes to 0 A in a matter of 50 ns. This implies a voltage spike of about 1 V for every 10 nH of parasitic inductance. It is recommended to minimize the series inductance of the LED wiring by:

- Short wires
- Thick wires / multiple parallel wires
- Small enclosed area of the forward and return current path

If the inductance cannot be made sufficiently low, a zener diode needs to be used to clamp the drain voltage of the RGB switch, such it does not surpass the absolute maximum rating. The clamping voltage needs to be chosen between the maximum expected  $V_{LED}$  and the absolute maximum rating. Take care of sufficient margin of the clamping voltage relative to the mentioned minimum and maximum voltage.

### 10.6 Thermal Considerations

Implementation of integrated circuits in low-profile and fine-pitch surface-mount packages typically requires special attention to power dissipation. Many system-dependent issues such as thermal coupling, airflow, added heat sinks and convection surfaces, and the presence of other heat-generating components affect the power dissipation limits of a given component. In general three basic approaches for enhancing thermal performance can be used; these are listed below:

- Improving the heat sinking capability of the PCB
- Reducing the thermal resistance to the environment of the chip by adding / increasing heat sink capability on top of the package
- Adding or increasing airflow in the system

The DLPA3000 is a device with efficient power converters. Nevertheless, since the power delivered to the LEDs can be quite large (more than 30 W in some cases), the power dissipated in the DLPA3000 device can still be considerable. In order to have proper operation of the DLPA3000, guidance is given below on the thermal dimensioning of the DLPA3000 application.

The target of the dimensioning is to keep the junction temperature below the maximum recommendation of 120°C during operation. In order to determine the junction temperature of the DLPA3000, a summation of all power dissipation terms,  $P_{\text{diss}}$ , needs to be made. The junction temperature,  $T_{\text{junction}}$ , is then given by:

$$T_{junction} = T_{ambient} + P_{diss} \cdot R_{\theta JA}$$
(11)

in which T<sub>ambient</sub> is the ambient temperature and R<sub>θJA</sub> is the thermal resistance from junction to ambient.

Depending on the application of the DLPA3000, the total power dissipation can vary. The main contributors in the DLPA3000 will typically be the:

- Buck converters
- · RGB strobe decoder switches
- LDOs

The calculation of the dissipation for these blocks is shown below.

For a buck converter, the dissipated power is given by:

$$P_{diss\_buck} = P_{in} - P_{out} = P_{out} \left( \frac{1}{\eta_{buck}} - 1 \right)$$
(12)

where  $\eta_{buck}$  is the efficiency of the buck converter,  $P_{in}$  is the power delivered at the input of the buck converter, and  $P_{out}$  is the power delivered to the load of the buck converter. For buck converter PWR1,2,5,6,7, the efficiency can be determined using the curves in Figure 22.

Similarly, for the buck converter in the illumination block the dissipated power,  $P_{diss\_illum\_buck}$ , can be calculated using the expression for  $P_{diss\_buck}$ . For the illumination block, however, an extra term needs to be added to the dissipation, i.e. the dissipation of the LED switch. So, the dissipation for the illumination block,  $P_{diss\_illum}$ , can be described by:

$$P_{diss\_illum} = P_{out\_LEDs} \left( \frac{1}{\eta_{illum\_buck}} - 1 \right) + I_{LED\_avg}^{2} \cdot R_{sw\_PQR}$$
(13)

where  $P_{OUT}$  represents the total power supplied to the LEDs,  $I_{LED\_avg}$  is the average LED current, and  $R_{sw\_P,Q,R}$  the on-resistance of the RGB strobe controller switches. It should be noted here that the sense resistor,  $R_{LIM}$ , also carries the average LED current, but is not added to this dissipation term. Since the  $R_{LIM}$  is external to the DLPA3000, it does not contribute to the heating of the DLPA3000, at least not directly, although potentially it does through increasing the ambient temperature. For total system dissipation,  $R_{LIM}$  should of course be included.

These discussed buck converters potentially handle the highest power levels, which is why they need to be power efficient. In contrast, linear regulators, such as LDOs, handle less power. However, since the efficiency of an LDO can be relative low, the related power dissipation can be significant. To calculate the power dissipation of an LDO, P<sub>diss LDO</sub>, the following equation can be used:

ZHCSE87 – OCTOBER 2015 www.ti.com.cn

#### Thermal Considerations (continued)

$$P_{diss\_LDO} = (V_{in} - V_{out}) \cdot I_{load}$$
(14)

where  $V_{in}$  is the input supply voltage,  $V_{out}$  is the output voltage of the LDO, and  $I_{load}$  is the load current of the LDO. Since the voltage drop over the LDO ( $V_{in}$ – $V_{out}$ ) can be relative large, a relatively small load current can yield significant DLPA3000 dissipation. If this situation occurs, one might consider using one of the general purpose bucks to have a more power-efficient (less dissipation) solution.

One LDO, the LDO DMD, needs special attention, since it is used as the power supply of a boost power converter. The boost converter is used to supply the high voltages for the DMD (such as  $V_{BIAS}$ ,  $V_{OFS}$ , and  $V_{RST}$ ). The loading on these lines can be up to  $I_{load,max}$ =10 mA simultaneously. Thus, the maximum related power level is moderate. Assuming an efficiency on the order of 80% for the boost converter,  $\eta_{boost}$ , this implies a maximum boost converter dissipation,  $P_{diss\ DMD\ boost,max}$  of:

$$P_{\text{diss\_DMD\_boost,max}} = I_{\text{load,max}} \left( V_{\text{BIAS}} + V_{\text{OFS}} + \left| V_{\text{RST}} \right| \right) \cdot \left( \frac{1}{\eta_{\text{boost}}} - 1 \right) \approx 0.1 \text{W}$$
(15)

In perspective of the dissipation of the illumination buck converter, this is likely negligible. The term that might count to the total power dissipation is  $P_{diss\_LDO\_DMD}$ . The input current of the DMD boost converter is supplied by this LDO. In case of a high-supply voltage, a non-negligible dissipation term is obtained. The worst-case load current for the LDO is given by:

$$I_{load\_LDO,max} = \frac{1}{\eta_{boost}} \frac{\left(V_{BIAS} + V_{OFS} + \left|V_{RST}\right|\right)}{V_{DRST\_5P5V}} I_{load,max} \approx 100 \text{mA}$$
(16)

where the output voltage of the LDO is  $V_{DRST, 5P5V} = 5.5 \text{ V}$ .

Thus, the worst-case dissipation of the LDO, can be on the order of 1.5 W for an input supply voltage of 19.5 V. However, this is a worst-case scenario. In most cases, the load current of the LDO DMD is significantly less. It is advised to check this LDO current level for the specific application.

Finally, the DLPA3000 will draw a quiescent current. This quiescent current is relatively independent of the power supply voltage. For the buck converters, the quiescent current is comprised in the efficiency numbers. For the LDOs, a quiescent current on the order of 0.5 mA can be used. For the rest of the DLPA3000 circuitry, not included in the buck converters or LDOs, a quiescent current on the order of 3 mA applies. So, overall, when the power dissipation of the buck converters, illumination block (illumination buck + P,Q,R switches) and the LDOs are summed, a good estimate of the DLPA3000 dissipation,  $P_{\text{diss\_DLPA3000}}$ , is obtained. Given as an equation:

$$P_{diss \_DLPA 3000} = \sum P_{buck \_converters} + \sum P_{illu min ation} + \sum P_{LDOs}$$
 (17)

Once this total power dissipation is know, the thermal design can be done. A few examples are given. Assume the total  $P_{diss\_DLPA3000}$ = 7.5 W and the heatsink and airflow is as given in *Thermal Information*. What is the maximum ambient temperature that can be allowed?

Know parameters:  $T_{junction,max}$ = 120 °C,  $R_{\theta JA}$ = 7 °C/W,  $Pdiss_DLPA3000 = 7.5$  W.

Using Equation 11 the maximum ambient temperature can be calculated as:

$$T_{ambient,max} = T_{junction,max} - P_{diss} \cdot R_{\theta JA} = 120^{\circ}C - 7.5W \cdot 7^{\circ}C/W = 67.5^{\circ}C$$
(18)

In the same way, the junction temperature of the DLPA3000 can be calculated once the dissipated power and the ambient temperature is known. For instance:

$$T_{ambient}$$
= 50 °C,  $R_{\theta JA}$ = 7 °C/W,  $P_{diss\ DLPA3000}$ = 8.5 W.

For the heat sink configuration and airflow as indicated in *Thermal Information*, the junction temperature can be calculated to be:

$$T_{junction} = T_{ambient} + P_{diss} \cdot R_{\theta JA} = 50^{\circ}C + 7.5W \cdot 7^{\circ}C/W = 102.5^{\circ}C$$
(19)

In case the combination of ambient temperature and DLPA3000 power dissipation does not yield an acceptable junction temperature (such as <120°C), two approaches can be used:

1. Using larger heatsink or more airflow to reduce R<sub>0.IA</sub>

STRUMENTS

## Thermal Considerations (continued)

2. Reduce power dissipation in DLPA3000 by for instance not using an internal general purpose buck converter, but an external one. Or lowering maximum LED current.

As a final example, it is shown below how to determine a de-rating of the maximum  $I_{LED}$  in case the junction temperature at  $I_{LED}$ = 6 A exceeds the maximum allowed temperature. Assume the following parameters:

In order to find the maximum acceptable LED current, a few steps are required. First, the total maximum allowed dissipation for the DLPA3000 needs to be determined

$$P_{diss,max} = \frac{T_{junction,max} - T_{ambient}}{R_{\theta JA}} = \frac{120^{\circ}C - 75^{\circ}C}{7^{\circ}C/W} = 6.4W \tag{20}$$

Since the buck converters and LDOs do dissipate in total 2.5 W, for the illumination block the dissipation budget is 4.9 W. The dissipation of the illumination block comprises two terms: the illumination buck converter dissipation and the P,Q,R-switches. Note that the dissipation of  $R_{LIM}$  is not included here since this calculation is about the junction temperature. For overall system dissipation, of course  $R_{LIM}$  should be included.

Information needed to calculate I<sub>LED</sub> are the illumination buck converter efficiency and the on-resistance of the P,Q,R-switches.

The efficiency of the converter can be derived from Figure 14. For  $V_{LED}$ = 3.5 V and  $I_{LED}$  is between 4 A and 6 A, the efficiency is on average 80%. The on resistance of switch P,Q,R is given in the tables and is typically 30 mOhm. Assuming  $V_{LED}$  to be independent of  $I_{LED}$ , the dissipation of the illumination block is given by:

$$P_{diss\_illum} = V_{LED} \cdot I_{LED} \cdot \left(\frac{1}{\eta_{illum\_buck}} - 1\right) + I_{LED}^{2} \cdot R_{on\_sw\_PQR}$$
(21)

Rewriting this expression for I<sub>LED</sub> yields:

$$I_{LED} = \sqrt{\frac{V_{LED}^{2} \left(\frac{1}{\eta_{illum\_buck}} - 1\right)^{2}}{4R_{on\_sw\_PQR}^{2}} + \frac{P_{diss\_illum}}{R_{on\_sw\_PQR}} - \frac{V_{LED} \left(\frac{1}{\eta_{illum\_buck}} - 1\right)}{2R_{on\_sw\_PQR}} = 4.8 \text{ A}}$$
(22)

Thus, to meet the maximum junction temperature requirement, the LED current should stay below 4.8 A. Once the maximum current selected, it is advised to redo the thermal calculations based on the LED current. It might be that the assumed efficiency is too high for the first calculated LED current. That would require the calculations to be redone, but now with a better estimate for the efficiency. The same goes for the LED voltage. At lower current, a lower LED voltage is to be expected. That implies a lower power delivered to the LED and less power dissipated in the buck converter.

Once the system is dimensioned and built, the actual junction temperature can be derived from measuring the internal VOTS using the AFE. This is described in *Measurement System*.

#### 11 器件和文档支持

#### 11.1 器件支持

#### 11.1.1 器件命名规则




图 34. 封装标记 DLPA3000 (顶视图)

#### 11.2 相关链接

下面的表格列出了快速访问链接。 范围包括技术文档、支持和社区资源、工具和软件,以及样片或购买的快速访问。

器件	产品文件夹	样片与购买	技术文档	工具与软件	支持与社区
DLPA3000	单击此处	单击此处	单击此处	单击此处	单击此处
DLPC3433	单击此处	单击此处	单击此处	单击此处	单击此处
DLPC3438	单击此处	单击此处	单击此处	单击此处	单击此处

表 10. 相关链接

#### 11.3 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.



#### 11.4 商标

Pico, E2E are trademarks of Texas Instruments.

DLP is a registered trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 11.5 静电放电警告



这些装置包含有限的内置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

## 11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

#### 12 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。 这些信息是针对指定器件可提供的最新数据。 这些数据会在无通知且不对本文档进行修订的情况下发生改变。 欲获得该数据表的浏览器版本,请查阅左侧的导航栏。

#### 重要声明

德州仪器(TI) 及其下属子公司有权根据 JESD46 最新标准, 对所提供的产品和服务进行更正、修改、增强、改进或其它更改, 并有权根据 JESD48 最新标准中止提供任何产品和服务。客户在下订单前应获取最新的相关信息, 并验证这些信息是否完整且是最新的。所有产品的销售都遵循在订单确认时所提供的TI 销售条款与条件。

TI 保证其所销售的组件的性能符合产品销售时 TI 半导体产品销售条件与条款的适用规范。仅在 TI 保证的范围内,且 TI 认为 有必要时才会使用测试或其它质量控制技术。除非适用法律做出了硬性规定,否则没有必要对每种组件的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用 TI 组件的产品和应用自行负责。为尽量减小与客户产品和应 用相关的风险,客户应提供充分的设计与操作安全措施。

TI 不对任何 TI 专利权、版权、屏蔽作品权或其它与使用了 TI 组件或服务的组合设备、机器或流程相关的 TI 知识产权中授予 的直接或隐含权限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息,不能构成从 TI 获得使用这些产品或服 务的许可、授权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可,或是 TI 的专利权或其它 知识产权方面的许可。

对于 TI 的产品手册或数据表中 TI 信息的重要部分,仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况 下才允许进行 复制。TI 对此类篡改过的文件不承担任何责任或义务。复制第三方的信息可能需要服从额外的限制条件。

在转售 TI 组件或服务时,如果对该组件或服务参数的陈述与 TI 标明的参数相比存在差异或虚假成分,则会失去相关 TI 组件 或服务的所有明示或暗示授权,且这是不正当的、欺诈性商业行为。TI 对任何此类虚假陈述均不承担任何责任或义务。

客户认可并同意,尽管任何应用相关信息或支持仍可能由 TI 提供,但他们将独力负责满足与其产品及在其应用中使用 TI 产品 相关的所有法律、法规和安全相关要求。客户声明并同意,他们具备制定与实施安全措施所需的全部专业技术和知识,可预见 故障的危险后果、监测故障及其后果、降低有可能造成人身伤害的故障的发生机率并采取适当的补救措施。客户将全额赔偿因 在此类安全关键应用中使用任何 TI 组件而对 TI 及其代理造成的任何损失。

在某些场合中,为了推进安全相关应用有可能对 TI 组件进行特别的促销。TI 的目标是利用此类组件帮助客户设计和创立其特 有的可满足适用的功能安全性标准和要求的终端产品解决方案。尽管如此,此类组件仍然服从这些条款。

TI 组件未获得用于 FDA Class III(或类似的生命攸关医疗设备)的授权许可,除非各方授权官员已经达成了专门管控此类使 用的特别协议。

只有那些 TI 特别注明属于军用等级或"增强型塑料"的 TI 组件才是设计或专门用于军事/航空应用或环境的。购买者认可并同 意,对并非指定面向军事或航空航天用途的 TI 组件进行军事或航空航天方面的应用,其风险由客户单独承担,并且由客户独 力负责满足与此类使用相关的所有法律和法规要求。

TI 己明确指定符合 ISO/TS16949 要求的产品,这些产品主要用于汽车。在任何情况下,因使用非指定产品而无法达到 ISO/TS16949 要求,TI不承担任何责任。

	产品		应用
数字音频	www.ti.com.cn/audio	通信与电信	www.ti.com.cn/telecom
放大器和线性器件	www.ti.com.cn/amplifiers	计算机及周边	www.ti.com.cn/computer
数据转换器	www.ti.com.cn/dataconverters	消费电子	www.ti.com/consumer-apps
DLP® 产品	www.dlp.com	能源	www.ti.com/energy
DSP - 数字信号处理器	www.ti.com.cn/dsp	工业应用	www.ti.com.cn/industrial
时钟和计时器	www.ti.com.cn/clockandtimers	医疗电子	www.ti.com.cn/medical
接口	www.ti.com.cn/interface	安防应用	www.ti.com.cn/security
逻辑	www.ti.com.cn/logic	汽车电子	www.ti.com.cn/automotive
电源管理	www.ti.com.cn/power	视频和影像	www.ti.com.cn/video
微控制器 (MCU)	www.ti.com.cn/microcontrollers		
RFID 系统	www.ti.com.cn/rfidsys		
OMAP应用处理器	www.ti.com/omap		
无线连通性	www.ti.com.cn/wirelessconnectivity	德州仪器在线技术支持社区	www.deyisupport.com

邮寄地址: 上海市浦东新区世纪大道1568 号,中建大厦32 楼邮政编码: 200122 Copyright © 2015, 德州仪器半导体技术(上海)有限公司



#### PACKAGE OPTION ADDENDUM

17-May-2019

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
DLPA3000DPFD	ACTIVE	HTQFP	PFD	100	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR		DLPA3000D	Samples
DLPA3000DPFDR	ACTIVE	HTQFP	PFD	100	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR		DLPA3000D	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





17-May-2019

## PFD (S-PQFP-G100) PowerPAD™ PLASTIC QUAD FLATPACK (DIE DOWN)



NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion
- This package is designed to be attached directly to an external heatsink. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="https://www.ti.com">http://www.ti.com</a>. See the product data sheet for details regarding the exposed thermal pad dimensions.
- E. Falls within JEDEC MS-026

PowerPAD is a trademark of Texas Instruments.



## PFD (S-PQFP-G100)


PowerPAD™ PLASTIC QUAD FLATPACK

#### THERMAL INFORMATION

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: A. All linear dimensions are in millimeters


B Tie strap features may not be present.

PowerPAD is a trademark of Texas Instruments



## PFD (S-PQFP-G100)

## PowerPAD™ PLASTIC QUAD FLATPACK



NOTES:

- All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
  Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PowerPAD is a trademark of Texas Instruments



#### 重要声明和免责声明

TI 均以"原样"提供技术性及可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证其中不含任何瑕疵,且不做任何明示或暗示的担保,包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI产品进行设计使用。您将对以下行为独自承担全部责任: (1)针对您的应用选择合适的TI产品; (2)设计、验证并测试您的应用; (3)确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更,恕不另行通知。TI对您使用所述资源的授权仅限于开发资源所涉及TI产品的相关应用。除此之外不得复制或展示所述资源,也不提供其它TI或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等,TI对此概不负责,并且您须赔偿由此对TI及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (http://www.ti.com.cn/zh-cn/legal/termsofsale.html) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址: 上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码: 200122 Copyright © 2019 德州仪器半导体技术(上海)有限公司