











**DLPA3005** 

ZHCSE88 - OCTOBER 2015

# DLPA3005 电源管理集成电路 (PMIC) 和高电流发光二极管 (LED) 驱动器 IC

## 1 特性

- 高效、高电流红-绿-蓝三色 (RGB) LED 驱动器
- 外部降压场效应管 (FET) 驱动器,驱动电流高达 16A
- 外部 RGB 开关驱动器
- 每个通道具有 10 位可编程电流
- 提供用于选择颜色顺序 RGB LED 的输入
- 可生成 DMD 高电压电源
- 配有两个高效降压转换器,用于生成 DLPC343x 和 DMD 电源
- 配有三个高效 8 位可编程降压转换器,用于 FAN 驱动器应用或常规电源。通用 Buck2(目前支持 PWR6,未来将支持其他电源)
- 两个 LDO, 用于提供辅助电压
- 模拟 MUX,用于测量内部和外部节点,例如热敏 电阳和基准电平
- 监视/保护: 热关断、热模、电池低电量以及欠压锁定 (UVLO)

#### 2 应用

便携式 DLP<sup>®</sup> Pico™ 投影仪的电源管理和 LED 驱动器 IC

## 3 说明

DLPA3005 是一款高度集成的电源管理 IC,针对 DLP® Pico™ 投影仪系统进行了优化。 DLPA3005 采 用集成式高效降压控制器,可支持多个 LED 投影仪,并且能够使每个 LED 的电流高达 16A。 此外,其顶部配有一个 RGB 开关,支持红色、绿色和蓝色 LED 排序。 DLPA3005 包含五个降压转换器,其中两个专用于 DLPC 低压电源。 另有一个专用于稳压电源,为 DMD 生成三个时序关键型直流电源: VBIAS、VRST 和 VOFS。

DLPA3005 包含多个辅助块,可灵活使用。 因此可以量身定制 Pico 投影仪系统。 三个 8 位可编程降压转换器可用于驱动投影仪 FAN 等或提供辅助电源线。 通用 Buck2(目前支持 PWR6,未来将支持其他电源)。 两个 LDO 可用于提供至多 200mA 的低电流。这两个 LDO 预定义为 2.5V 和 3.3V。


DLPA3005 的所有块均可通过 SPI 寻址。 此外,该器件还包含以下特性: 生成系统复位, 电源排序, 用于顺序选择活动 LED 的输入信号, IC 自我保护以及用于将模拟信息传送到外部 ADC 的模拟 MUX。

器件信息(1)

部件号	封装	封装尺寸 (标称值)
DLPA3005	HTQFP (100)	14.00mm x 14.00mm

(1) 要了解所有可用封装,请见数据表末尾的可订购产品附录。

### 系统方框图






1	特性 1	8	Application and Implementation	54
2	应用 1		8.1 Application Information	54
3	说明 1		8.2 Typical Application	54
4	修订历史记录 2		8.3 System Example With DLPA3005 Internal Block Diagram	
5	Pin Configuration and Functions 3	9	Power Supply Recommendations	
6	Specifications7	•	9.1 Power-Up and Power-Down Timing	
	6.1 Absolute Maximum Ratings	10	Layout	62
	6.3 Recommended Operating Conditions		10.1 Layout Guidelines	62
	6.4 Thermal Information		10.2 Layout Example	65
			10.3 Thermal Considerations	66
		11	器件和文档支持	68
_	6.6 SPI Timing Parameters		11.1 器件支持	
7	Detailed Description 16		11.2 相关链接	
	7.1 Overview 16		11.3 社区资源	
	7.2 Functional Block Description		11.4 商标	
	7.3 Feature Description			
	7.4 Device Functional Modes		11.5 静电放电警告	
	7.5 Programming		11.6 Glossary	
	7.6 Register Maps	12	机械、封装和可订购信息	69

# 4 修订历史记录

日期	修订版本	注释
2015年10月	*	最初发布版本。

# 5 Pin Configuration and Functions



## **Pin Functions**

1 III I dilottorio				
PIN		1/0	DESCRIPTION	
NAME	NO.	1/0	DESCRIPTION	
N/C	1	_	No connect	
DRST_LS_IND	2	I/O	Connection for the DMD SMPS-inductor (low-side switch).	
DRST_5P5V	3	0	Filter pin for LDO DMD. Power supply for internal DMD reset regulator, typical 5.5 V.	
DRST_PGND	4	GND	Power ground for DMD SMPS. Connect to ground plane.	
DRST_VIN	5	POWER	Power supply input for LDO DMD. Connect to system power.	
DRST_HS_IND	6	I/O	Connection for the DMD SMPS-inductor (high-side switch).	
ILLUM_5P5 V	7	0	Filter pin for LDO ILLUM. Power supply for internal ILLUM block, typical 5.5 V.	
ILLUM_VIN	8	POWER	Supply input of LDO ILLUM. Connect to system power.	
CH1_SWITCH	9	I	Low-side MOSFET switch for LED Cathode. Connect to RGB LED assembly.	
CH1_SWITCH	10	I	Low-side MOSFET switch for LED Cathode. Connect to RGB LED assembly.	

# Pin Functions (continued)

PIN				
NAME	NO.	1/0	DESCRIPTION	
RLIM_1	11	0	Connection to LED current sense resistor for CH1 and CH2.	
RLIM_BOT_K_2	12	I	Kelvin sense connection to ground side of LED current sense resistor.	
RLIM_K_2	13	I	Kelvin sense connection to top side of current sense resistor.	
RLIM_BOT_K_1	14	I	Kelvin sense connection to ground side of LED current sense resistor.	
RLIM_K_1	15	1	Kelvin sense connection to top side of current sense resistor.	
RLIM_1	16	0	Connection to LED current sense resistor for CH1 and CH2.	
CH2_SWITCH	17	I	Low-side MOSFET switch for LED cathode. Connect to RGB LED assembly.	
CH2_SWITCH	18	I	Low-side MOSFET switch for LED cathode. Connect to RGB LED assembly.	
CH1_GATE_CTRL	19	0	Gate control of CH1 external MOSFET switch for LED cathode.	
CH2_GATE_CTRL	20	0	Gate control of CH2 external MOSFET switch for LED cathode.	
CH3_GATE_CTRL	21	0	Gate control of CH3 external MOSFET switch for LED cathode.	
RLIM_2	22	0	Connection to LED current sense resistor for CH3.	
RLIM_2	23	0	Connection to LED current sense resistor for CH3.	
CH3_SWITCH	24	I	Low-side MOSFET switch for LED Cathode. Connect to RGB LED assembly.	
CH3_SWITCH	25	1	Low-side MOSFET switch for LED Cathode. Connect to RGB LED assembly.	
ILLUM_HSIDE_DRIVE	26	0	Gate control for external high-side MOSFET for ILLUM Buck converter.	
ILLUM_LSIDE_DRIVE	27	0	Gate control for external low-side MOSFET for ILLUM Buck converter.	
ILLUM_A_BOOST	28	I	Supply voltage for high-side N-channel MOSFET gate driver. A 100 nF capacitor (typical) must be connected between this pin and ILLUM_A_SW.	
ILLUM_A_FB	29	I	Input to the buck converter loop controlling I <sub>LED</sub> .	
ILLUM_A_VIN	30	POWER	Power input to the ILLUM Driver A.	
ILLUM_A_SW	31	I/O	Switch node connection between high-side NFET and low-side NFET. Serves as common connection for the flying high side FET driver.	
ILLUM_A_PGND	32	GND	Ground connection to the ILLUM Driver A.	
ILLUM_B_BOOST	33	I	Supply voltage for high-side N-channel MOSFET gate driver.	
ILLUM_B_VIN	34	POWER	Power input to the ILLUM driver B.	
ILLUM_B_FB	35	1	Input to the buck converter loop controlling I <sub>LED</sub> .	
ILLUM_B_SW	36	I/O	Switch node connection between high-side NFET and low-side NFET.	
ILLUM_B_PGND	37	GND	Ground connection to the ILLUM driver B.	
ILLUM_A_COMP1	38	I/O	Connection node for feedback loop components	
ILLUM_A_COMP2	39	I/O	Connection node for feedback loop components	
ILLUM_B_COMP1	40	I/O	Connection node for feedback loop components	
ILLUM_B_COMP2	41	I/O	Connection node for feedback loop components	
THERMAL_PAD	42	GND	Thermal pad. Connect to clean system ground.	
CLK_OUT	43	0	Color wheel clock output	
CW_SPEED_PWM_OUT	44	0	Color wheel PWM output	
SPI_VIN	45	1	Supply for SPI interface	
SPI_CLK	46	1	SPI clock input	
SPI_MISO	47	0	SPI data output	
SPI_SS_Z	48	1	SPI chip select (active low)	
SPI_MOSI	49	1	SPI data input	
PWR7_BOOST	50	I	Charge-pump-supply input for the high-side FET gate drive circuit. Connect 100 nF capacitor between PWR7_BOOST and PWR7_SWITCH pins.	
PWR7_FB	51	I	Converter feedback input. Connect to converter output voltage.	
PWR7_VIN	52	POWER	Power supply input for converter.	
PWR7_SWITCH	53	I/O	Switch node connection between high-side NFET and low-side NFET.	
PWR7_PGND	54	GND	Ground pin. Power ground return for switching circuit.	



# Pin Functions (continued)

PIN				
NAME	NO.	1/0	DESCRIPTION	
ACMPR_LABB_SAMPLE	55	I	Control signal to sample voltage at ACMPR_IN_LABB.	
PROJ_ON	56	I	Input signal to enable/disable the IC and DLP projector.	
RESET_Z	57	0	Reset output to the DLP system (active low). Pin is held low to reset DLP system.	
INT_Z	58	0	Interrupt output signal (open drain, active low). Connect to pull-up resistor.	
DGND	59	GND	Digital ground. Connect to ground plane.	
CH_SEL_0	60	I	Control signal to enable either of CH1,2,3.	
CH_SEL_1	61	I	Control signal to enable either of CH1,2,3.	
PWR6_PGND	62	GND	Ground pin. Power ground return for switching circuit.	
PWR6_SWITCH	63	I/O	Switch node connection between high-side NFET and low-side NFET.	
PWR6_VIN	64	POWER	Power supply input for converter.	
PWR6_BOOST	65	I	Charge-pump-supply input for the high-side FET gate drive circuit. Connect 100 nF capacitor between PWR6_BOOST and PWR6_SWITCH pins.	
PWR6_FB	66	I	Converter feedback input. Connect to output voltage.	
PWR5_VIN	67	POWER	Power supply input for converter.	
PWR5_SWITCH	68	I/O	Switch node connection between high-side NFET and low-side NFET.	
PWR5_BOOST	69	I	Charge-pump-supply input for the high-side FET gate drive circuit. Connect 100nF capacitor between PWR5_BOOST and PWR5_SWITCH pins.	
PWR5_PGND	70	GND	Ground pin. Power ground return for switching circuit.	
PWR5_FB	71	I	Converter feedback input. Connect to output voltage.	
PWR2_FB	72	I	Converter feedback input. Connect to output voltage.	
PWR2_PGND	73	GND	Ground pin. Power ground return for switching circuit.	
PWR2_SWITCH	74	I/O	Switch node connection between high-side NFET and low-side NFET.	
PWR2_VIN	75	POWER	Power supply input for converter.	
PWR2_BOOST	76	I	Charge-pump-supply input for the high-side FET gate drive circuit. Connect 100 nF capacitor between PWR2_BOOST and PWR2_SWITCH pins.	
ACMPR_IN_1	77	I	Input for analog sensor signal.	
ACMPR_IN_2	78	I	Input for analog sensor signal.	
ACMPR_IN_3	79	I	Input for analog sensor signal.	
ACMPR_IN_LABB	80	I	Input for ambient light sensor, sampled input	
ACMPR_OUT	81	0	Analog comparator out	
ACMPR_REF	82	I	Reference voltage input for analog comparator	
PWR_VIN	83	POWER	Power supply input for LDO_Bucks. Connect to system power.	
PWR_5P5V	84	0	Filter pin for LDO_BUCKS. Internal analog supply for buck converters, typical 5.5 V.	
VINA	85	POWER	Input voltage supply pin for Reference system.	
AGND	86	GND	Analog ground pin.	
PWR3_OUT	87	0	Filter pin for LDO_2 DMD/DLPC/AUX, typical 2.5 V.	
PWR3_VIN	88	POWER	Power supply input for LDO_2. Connect to system power.	
PWR4_OUT	89	0	Filter pin for LDO_1 DMD/DLPC/AUX, typical 3.3 V.	
PWR4_VIN	90	POWER	Power supply input for LDO_1. Connect to system power.	
SUP_2P5V	91	0	Filter pin for LDO_V2V5. Internal supply voltage, typical 2.5 V.	
SUP_5P0V	92	0	Filter pin for LDO_V5V. Internal supply voltage, typical 5 V.	
PWR1_PGND	93	GND	Ground pin. Power ground return for switching circuit.	
PWR1_FB	94	I	Converter feedback input. Connect to output voltage.	
PWR1_SWITCH	95	I/O	Switch node connection between high-side NFET and low-side NFET.	
PWR1_VIN	96	POWER	Power supply input for converter.	
PWR1_BOOST	97	I	Charge-pump-supply input for the high-side FET gate drive circuit. Connect 100nF capacitor between PWR1_BOOST and PWR1_SWITCH pins.	



# Pin Functions (continued)

PIN		I/O	DESCRIPTION	
NAME	NO.	1/0		
DMD_VOFFSET	98	0	VOFS output rail. Connect to ceramic capacitor.	
DMD_VBIAS	99	0	VBIAS output rail. Connect to ceramic capacitor.	
DMD_VRESET	100	0	VRESET output rail. Connect to ceramic capacitor.	

# 6 Specifications

# 6.1 Absolute Maximum Ratings

over operating free-air temperature (unless otherwise noted) (1)

		MIN	MAX	UNIT
	ILLUM_A,B_BOOST	-0.3	28	
	ILLUM_A,B_BOOST (10 ns transient)	-0.3	30	
	ILLUM_A,B_BOOST vs ILLUM_A,B_SWITCH	-0.3	7	
	ILLUM_LSIDE_DRIVE	-0.3	7	
	ILLUM_HSIDE_DRIVE	-2	28	
	ILLUM_A_BOOST vs ILLUM_HSIDE_DRIVE	-0.3	7	
	ILLUM_A,B_SW	-2	22	
	ILLUM_A,B_SW (10 ns transient)	-3	27	
	PWR_VIN, PWR1,2,3,4,5,6,7_VIN, VINA, ILLUM_VIN, ILLUM_A,B_VIN, DRST_VIN	-0.3	22	
	PWR1,2,5,6,7_BOOST	-0.3	28	
	PWR1,2,5,6,7_BOOST (10 ns transient)	-0.3	30	
	PWR1,2,5,6,7_SWITCH	-2	22	
	PWR1,2,5,6,7_SWITCH (10 ns transient)	-3	27	
	PWR1,2,5,6,7_FB	-0.3	6.5	
	PWR1,2,5,6,7_BOOST vs PWR1,2,5,6,7_SWITCH	-0.3	6.5	V
'oltage	CH1,2,3_SWITCH, DRST_LS_IND, ILLUM_A,B_FB	-0.3	20	
onago	ILLUM_A,B_COMP1,2, INT_Z, PROJ_ON	-0.3	7	
	DRST_HS_IND	-18	7	
	ACMPR_IN_1,2,3, ACMPR_REF, ACMPR_IN_LABB, ACMPR_LABB_SAMPLE, ACMPR_OUT	-0.3	3.6	
	SPI_VIN, SPI_CLK, SPI_MOSI, SPI_SS_Z, SPI_MISO, CH_SEL_0,1, RESET_Z	-0.3	3.6	
	RLIM_K_1,2, RLIM_1,2	-0.3	3.6	
	DGND, AGND, DRST_PGND, ILLUM_A,B_PGND, PWR1,2,5,6,7_PGND, RLIM_BOT_K_1,2	-0.3	0.3	
	DRST_5P5V, ILLUM_5P5V, PWR_5P5, PWR3,4_OUT, SUP_5P0V	-0.3	7	
	CH1,2,3_GATE_CTRL	-0.3	7	
	CLK_OUT	-0.3	3.6	
	CW_SPEED_PWM	-0.3	7	
	SUP_2P5V	-0.3	3.6	
	DMD_VOFFSET	-0.3	12	
	DMD_VBIAS	-0.3	20	
	DMD_VRESET	-18	7	
	RESET_Z, ACMPR_OUT		1	A
Source current	SPI_DOUT		5.5	mA
Nata arms of	RESET_Z, ACMPR_OUT		1	A
Sink current	SPI_DOUT, INT_Z		5.5	mA
Γ <sub>stg</sub>	Storage temperature	-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



#### 6.2 ESD Ratings

			VALUE	UNIT
v (1)	Electrostatic	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins (2)	±2000	\/
V <sub>(ESD)</sub> (1)	discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (3)	±500	V

- (1) Electrostatic discharge (ESD) to measure device sensitivity and immunity to damage caused by assembly line electrostatic discharges in to the device.
- (2) JEDEC document JEP155 states that 500 V HBM allows safe manufacturing with a standard ESD control process.
- (3) JEDEC document JEP157 states that 250 V CDM allows safe manufacturing with a standard ESD control process.

#### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
	PWR_VIN, PWR1,2,3,4,5,6,7_VIN, VINA, ILLUM_VIN, ILLUM_A,B_VIN, DRST_VIN	6	20	
	CH1,2,3_SWITCH, ILLUM_A,B_FB,	-0.1	6.3	
	INT_Z, PROJ_ON	-0.1	6	
	PWR1,2,5,6,7_FB	-0.1	5	V
Input voltage range	ACMPR_REF, CH_SEL_0,1, SPI_CLK, SPI_MOSI, SPI_SS_Z	-0.1	3.6	
	RLIM_BOT_K_1,2	-0.1	0.1	
	ACMPR_IN_1,2,3, LABB_IN_LABB	-0.1	1.5	
	SPI_VIN	1.7	3.6	
	RLIM_K_1,2	-0.1	0.25	
	ILLUM_A,B_COMP1,2	-0.1	5.7	
Ambient temperature ra	ange	0	70	°C
Operating junction tem	perature	0	120	°C

#### 6.4 Thermal Information

		DLPA3005		
	THERMAL METRIC <sup>(1)</sup>	PFD (HTQFP)	UNIT	
		100 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance (2)	7.0	°C/W	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance (3)	0.7	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	N/A	°C/W	
ΨЈТ	Junction-to-top characterization parameter (4)	0.6	°C/W	
ΨЈВ	Junction-to-board characterization parameter (5)	3.4	°C/W	
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	°C/W	

- For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.
- (2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, but since the device is intended to be cooled with a heatsink from the top case of the package, the simulation includes a fan and heatsink attached to the DLPA3005. The heatsink is a 22 mm × 22 mm × 12 mm aluminum pin fin heatsink with a 12 × 12 × 3 mm stud. Base thickness is 2 mm and pin diameter is 1.5 mm with an array of 6 × 6 pins. The heatsink is attached to the DLPA3005 with 100 um thick thermal grease with 3 W/m-K thermal conductivity. The fan is 20 × 20 × 8 mm with 1.6 cfm open volume flow rate and 0.22 in. water pressure at stagnation.
- (3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
- (4) The junction-to-top characterization parameter, ψ<sub>JT</sub>, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining R<sub>θJA</sub>, using a procedure described in JESD51-2a (sections 6 and 7), but modified to include the fan and heatsink described in note 2.
- (5) The junction-to-board characterization parameter, ψ<sub>JB</sub>, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining R<sub>θ,JA</sub>, using a procedure described in JESD51-2a (sections 6 and 7), but modified to include the fan and heatsink described in note 2.



## 6.5 Electrical Characteristics

Over operating free-air temperature range.  $V_{IN} = 12 \text{ V}$ ,  $T_A = 0 \text{ to } +70 ^{\circ}\text{C}$ , typical values are at  $T_A = 25 ^{\circ}\text{C}$ , Configuration according to *Typical Application* ( $V_{IN} = 12 \text{ V}$ ,  $I_{OUT} = 16 \text{ A}$ , LED, external FETs) (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		SUPPLIES				
INPUT VOLTA	AGE					
V <sub>IN</sub>	Input voltage range	VINA – pin	6 <sup>(1)</sup>	12	20	V
$V_{LOW\_BAT}$	Low battery warning threshold	VINA falling (via 5 bit trim function, 0.5 V steps)	3.9		18.4	V
	Hysteresis	VINA rising		90		mV
V <sub>UVLO</sub>	UVLO threshold	VINA falling (via 5 bit trim function, 0.5 V steps)	3.9		18.4	V
	Hysteresis	VINA rising		90		mV
V <sub>STARTUP</sub>	Startup voltage	DMD_VBIAS, DMD_VOFFSET, DMD_VRESET loaded with 10 mA	6			V
INPUT CURR	ENT					
I <sub>IDLE</sub>	Idle current	IDLE mode, all VIN pins combined		15		μΑ
I <sub>STD</sub>	Standby current	STANDBY mode, analog, internal supplies and LDOs enabled, DMD, ILLUMINATION and BUCK CONVERTERS disabled.		3.7		mA
I <sub>Q_DMD</sub>	Quiescent current (DMD)	Quiescent current DMD block (in addtion to I <sub>STD</sub> ) with DMD type TRP, VINA + DRST_VIN		0.49		mA
I <sub>Q_ILLUM</sub>	Quiescent current (ILLUM)	Quiescent current ILLUM block (in addtion to I <sub>STD</sub> ), V_openloop= 3 V (0x18, ILLUM_OLV_SEL), VINA + ILLUM_VIN + ILLUM_A_VIN + ILLUM_B_VIN		21		mA
		Quiescent current per BUCK converter (in addtion to I <sub>STD</sub> ), Normal mode, VINA + PWR_VIN + PWR1,2,5,6,7_VIN, PWR1,2,5,6,7_VOUT = 1 V		4.3		
I <sub>Q_BUCK</sub>	Quiescent current (per BUCK)	Quiescent current per BUCK converter (in addtion to I <sub>STD</sub> ), Normal mode, VINA + PWR_VIN + PWR1,2,5,6,7_VIN, PWR1,2,5,6,7_VOUT = 5 V		15		mA
		Quiescent current per BUCK converter (in addtion to I <sub>STD</sub> ), Cycle-skipping mode, VINA + PWR_VIN + PWR1,2,5,6,7_VIN = 1 V		0.41		
		Quiescent current per BUCK converter (in addtion to I <sub>STD</sub> ), Cycle-skipping mode, VINA + PWR_VIN + PWR1,2,5,6,7_VIN = 5 V		0.46		
$I_{Q\_TOTAL}$	Quiescent current (Total)	Typical Application: ACTIVE mode, all VIN pins combined, DMD, ILLUMINATION and PWR1,2 enabled, PWR3,4,5,6,7 disabled.		38		mA
INTERNAL SU	UPPLIES					
V <sub>SUP_5P0V</sub>	Internal supply, analog			5		V
V <sub>SUP_2P5V</sub>	Internal supply, logic			2.5		V
		DMD - LDO DMD				
V <sub>DRST_VIN</sub>			6	12	20	V
V <sub>DRST_5P5V</sub>				5.5		V

<sup>(1)</sup> VIN must be higher than the UVLO voltage setting, including after accounting for AC noise on VIN, for the DLPA3005 to fully operate. While 6.0V is the min VIN voltage supported, TI recommends that the UVLO is never set below 6.21V. 6.21V gives margin above 6.0V to protect against the case where someone suddenly removes VIN's power supply which causes the VIN voltage to drop rapidly. Failure to keep VIN above 6.0V before the mirrors are parked and VOFS, VRST, and VBIAS supplies are properly shut down can result in permanent damage to the DMD. Since 6.21V is .21V above 6.0V, when UVLO trips there is time for the DLPA3005 and DLPC343x to park the DMD mirrors and do a fast shut down of supplies VOFS, VRST, and VBIAS. For whatever UVLO setting is used, if VIN's power supply is suddenly removed enough bulk capacitance should be included on VIN inside the projector to keep VIN above 6.0V for at least 100us after UVLO trips.



# **Electrical Characteristics (continued)**

J	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
PGOOD	Power good DRST_5P5V	Rising		80%		
1 0005	Tower good BROT_STOV	Faling		60%		
OVP	Overvoltage protection DRST_5P5V			7.2		V
	Regulator dropout	At 25 mA, VDRST_VIN= 5.5 V		56		mV
	Regulator current limit (2)		300	340	400	mA
		DMD - REGULATOR				
P	MOSFET ON-resistance	Switch A (from DRST_5P5V to DRST_HS_IND)		920		mΩ
R <sub>DS(ON)</sub>	WOSE LT ON-Tesistance	Switch B (from DRST_LS_IND to DRST_PGND)		450		11122
$V_{\sf FW}$	Forward voltage drop	Switch C (from DRST_LS_IND to DRST_VBIAS $^{(3)}$ ), VDRST_LS_IND = 2 V, I <sub>F</sub> = 100 mA		1.21		V
VFW	r orward voltage drop	Switch D (from DRST_LS_IND to DRST_VOFFSET $^{(3)}$ ), VDRST_LS_IND = 2 V, $I_F = 100 \text{ mA}$		1.22		V
t <sub>DIS</sub>	Rail Discharge time	C <sub>OUT</sub> = 1 μF			40	μs
$t_{PG}$	Power-good timeout	not tested in production		15		ms
I <sub>LIMIT</sub>	Switch current limit	DMD type TRP		610		mA
VOFFSET RE	EGULATOR					
V <sub>OFFSET</sub>	Output voltage	DMD type TRP		10		V
	DC output voltage accuracy	DMD type TRP, I <sub>OUT</sub> = 10 mA	-0.3		0.3	V
	DC Load regulation	DMD type TRP, I <sub>OUT</sub> = 0 to 10 mA		-10		V/A
	DC Line regulation	DMD type TRP, I <sub>OUT</sub> = 10 mA, DRST_VIN = 8 V to 20 V		<b>-</b> 5		mV/V
V <sub>RIPPLE</sub>	Output ripple	DMD type TRP, I <sub>OUT</sub> = 10 mA, C <sub>OUT</sub> = 1 μF		200		mVpp
I <sub>OUT</sub>	Output current	DMD type TRP	0.1		10	mA
	Power-good threshold	VOFFSET rising		86%		
PGOOD	(fraction of nominal output voltage)	VOFFSET falling		66%		
С	Output capacitor	DMD type TRP, Recommended value <sup>(4)</sup> (use same value as output capacitor on VRESET)	1			μF
		t <sub>DISCHARGE</sub> <40 µs at VIN = 8 V			1	<b>P</b>
VBIAS REGU	JLATOR	, =====================================				
V <sub>BIAS</sub>	Output voltage	DMD type TRP		18		V
	DC output voltage accuracy	DMD type TRP, I <sub>OUT</sub> = 10 mA	-0.3		0.3	V
	DC Load regulation	DMD type TRP, I <sub>OUT</sub> = 0 to 10 mA		-18		V/A
	DC Line regulation	DMD type TRP, I <sub>OUT</sub> = 10 mA, DRST_VIN = 8 V to 20 V		-3		mV/V
V <sub>RIPPLE</sub>	Output ripple	DMD type TRP, I <sub>OUT</sub> = 10 mA, C <sub>OUT</sub> = 470 nF		200		mVpp
I <sub>OUT</sub>	Output current	DMD type TRP	0.1		10	mA
	Power-good threshold	VBIAS rising		86%		
PGOOD	(fraction of nominal output voltage)	VBIAS falling		66%		

<sup>(2)</sup> Not production tested.

<sup>3)</sup> Including rectifying diode.

 <sup>(4)</sup> Take care that the capacitor has the specified capacitance at the related voltage, that is V<sub>OFFSET</sub>, V<sub>BIAS</sub> or V<sub>RESET</sub>



# **Electrical Characteristics (continued)**

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
С	Output capacitor	DMD type TRP, recommended value (4) (use same or smaller value as output capacitors VOFFSET / VRESET)	470			nF
		t <sub>DISCHARGE</sub> <40 μs at VIN = 8 V			470	
VRESET REGI	ULATOR					
V <sub>RST</sub>	Output voltage	DMD type TRP		-14		V
	DC output voltage accuracy	DMD type TRP, I <sub>OUT</sub> = 10 mA	-0.3		0.3	V
	DC Load regulation	DMD type TRP, I <sub>OUT</sub> = 0 to 10 mA		-4		V/A
	DC Line regulation	DMD type TRP, I <sub>OUT</sub> = 10 mA, DRST_VIN = 8 to 20 V		-2		mV/V
$V_{RIPPLE}$	Output ripple	DMD type TRP, I <sub>OUT</sub> = 10 mA, C <sub>OUT</sub> = 1 µF		120		mVpp
I <sub>OUT</sub>	Output current	DMD type TRP	0.1		10	mA
PGOOD	Power-good threshold			90%		
С	Output capacitor	DMD type TRP, Recommended value <sup>(4)</sup> (use same value as output capacitor on VOFFSET)	1			μF
		t <sub>DISCHARGE</sub> <40 µs at VIN = 8 V			1	•
		DMD - BUCK CONVERTERS				
OUTPUT VOLT	TAGE					
V <sub>PWR_1_VOUT</sub>	Output Voltage	DMD type TRP		1.1		V
$V_{PWR\_2\_VOUT}$	Output Voltage	DMD type TRP		1.8		V
	DC output voltage accuracy	DMD type TRP, I <sub>OUT</sub> = 0 mA	-3%		3%	
MOSFET						
$R_{ON,H}$	High side switch resistance	25°C, V <sub>PWR_1,2_Boost</sub> – V <sub>PWR1,2_SWITCH</sub> = 5.5 V		150		mΩ
$R_{ON,L}$	Low side switch resistance (2)	25°C		85		mΩ
LOAD CURRE	NT					
	Allowed Load Current <sup>(5)</sup> .				3	Α
I <sub>OCL</sub>	Current limit <sup>(2)</sup>	L <sub>OUT</sub> = 3.3 μH	3.2	3.6	4.2	Α
ON-TIME TIME	ER CONTROL					
t <sub>ON</sub>	On time	$V_{IN} = 12 \text{ V}, V_{O} = 5 \text{ V}$		120		ns
t <sub>OFF(MIN)</sub>	Minimum off time <sup>(2)</sup>	$T_A = 25^{\circ}C, V_{FB} = 0 V$		270		ns
START-UP						
	Soft start		1	2.5	4	ms
PGOOD					,	
Ratio <sub>OV</sub>	Overvoltage protection			120%		
Ratio <sub>PG</sub>	Relative power good level	Low to High		72%		
		ILLUMINATION - LDO ILLUM				
$V_{ILLUM\_VIN}$			6	12	20	V
V <sub>ILLUM_5P5V</sub>				5.5		V
PGOOD	Power good ILLUM 5P5V	Rising		80%		
. 5005	. 5.751 9000 1220111_01 01	Falling		60%		
OVP	Overvoltage protection ILLUM_5P5V			7.2		V
	Regulator dropout	At 25 mA, V <sub>ILLUM_VIN</sub> = 5.5 V		53		mV
	Regulator current limit <sup>(2)</sup>		300	340	400	mA
		ILLUMINATION - DRIVER A,B				
V <sub>ILLUM_A,B_IN</sub>	Input supply voltage range		6	12	20	V

<sup>(5)</sup> Care should be taken not to exceed the max power dissipation. Refer to *Thermal Considerations*.

# TEXAS INSTRUMENTS

# **Electrical Characteristics (continued)**

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
PWM						
$f_{\sf SW}$	Oscillator frequency	3 V < V <sub>IN</sub> < 20 V		600		kHz
	<u> </u>	HDRV off to LDRV on, TRDLY = 0		28		
t <sub>DEAD</sub>	Output driver dead time	HDRV off to LDRV on, TRDLY = 1		40		ns
		LDRV off to HDRV on, TRDLY = 0		35		
OUTPUT DRIVE	RS	1				
R <sub>HDHI</sub>	High-side driver pull-up resistance	V <sub>ILLUM_A,B_BOOT</sub> - V <sub>ILLUM_A,B_SW</sub> = 5 V, I <sub>HDRV</sub> = -100 mA		4.9		Ω
R <sub>HDLO</sub>	High-side driver pull-down resistance	V <sub>ILLUM_A,B_BOOT</sub> - V <sub>ILLUM_A,B_SW</sub> = 5 V, I <sub>HDRV</sub> = 100 mA		3		Ω
R <sub>LDHI</sub>	Low-side driver pull-up resistance	I <sub>LDRV</sub> = -100 mA		3.1		Ω
R <sub>LDLO</sub>	Low-side driver pull-down resistance	I <sub>LDRV</sub> = 100 mA		2.4		Ω
t <sub>HRISE</sub>	High-side driver rise time <sup>(2)</sup>	C <sub>LOAD</sub> = 5 nF		23		ns
t <sub>HFALL</sub>	High-side driver fall time (2)	C <sub>LOAD</sub> = 5 nF		19		ns
t <sub>LRISE</sub>	Low-side driver rise time <sup>(2)</sup>	C <sub>LOAD</sub> = 5 nF		23		ns
t <sub>LFALL</sub>	Low-side driver fall time <sup>(2)</sup>	$C_{LOAD} = 5 \text{ nF}$		17		ns
OVERCURRENT	PROTECTION	,				
HSD OC	High-Side Drive Over Current threshold	External switches, V <sub>DS</sub> threshold <sup>(2)</sup> .		185		mV
BOOT DIODE					·	
$V_{DFWD}$	Bootstrap diode forward voltage	I <sub>BOOT</sub> = 5 mA		0.75		V
PGOOD						
RatioUV	Undervoltage protection			89%		
INTERNAL RGB	STROBE CONTROLLER SW	ITCHES				
R <sub>ON</sub>	ON-resistance	CH1,2,3_SWITCH		30	45	mΩ
I <sub>LEAK</sub>	OFF-state leakage current	V <sub>DS</sub> = 5.0 V			0.1	μΑ
I <sub>MAX</sub>	Maximum current			6		Α
DRIVERS EXTER	RNAL RGB STROBE CONTR	OLLER SWITCHES				
CHx_GATE_CN	Gate control high level	ILLUM_SW_ILIM_EN[2:0] = 7, register 0x02, $I_{SINK}$ = 400 $\mu$ A		4.35		V
TR_HIGH	Gate control high level	ILLUM_SW_ILIM_EN[2:0] = 0, register 0x02, $I_{SINK}$ = 400 $\mu$ A		5.25		V
CHx_GATE_CN	Gate control low level	ILLUM_SW_ILIM_EN[2:0] = 7, register 0x02, $I_{SINK}$ = 400 $\mu$ A		55		mV
TR_LOW Gate control low level		ILLUM_SW_ILIM_EN[2:0] = 0, register 0x02, $I_{SINK}$ = 400 $\mu$ A		55		IIIV
LED CURRENT	CONTROL					
$V_{LED\_ANODE}$	LED Anode voltage (2)	Ratio with respect to V <sub>ILLUM_A,B_VIN</sub> (Duty cycle limitation).	0.85x			
					6.3	V
I <sub>LED</sub>	LED currents	V <sub>ILLUM_A,B_VIN</sub> ≥ 8 V. See register SWx_IDAC[9:0] for settings.	1		16	Α
	DC current offset, CH1,2,3_SWITCH	$R_{LIM}$ = 12.5 m $\Omega$	-150	0	150	mA



# **Electrical Characteristics (continued)**

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Transient LED current limit	20% higher than $I_{LED}$ . Min-setting, $R_{LIM}$ = 12.5 m $\Omega$ .		11%		
	range (programmable)	20% higher than $I_{LED}$ . Max-setting, $R_{LIM}$ = 12.5 m $\Omega$ . Percentage of max current.		133%		
t <sub>RISE</sub>	Current rise time	I <sub>LED</sub> from 5% to 95%, I <sub>LED</sub> = 600 mA, transient current limit disabled <sup>(2)</sup> .			50	μs
		BUCK CONVERTERS - LDO_BUCKS				
V <sub>PWR_VIN</sub>	Input voltage range PWR1,2,5,6,7_VIN		6	12	20	V
V <sub>PWR_5P5V</sub>	PWR_5P5V			5.5		V
D000D	D 10140 50514	Rising		80%		
PGOOD	Power good PWR_5P5V	Falling		60%		
OVP	Overvoltage Protection PWR_5P5V			7.2		٧
	Regulator dropout	At 25 mA, V <sub>PWR_VIN</sub> = 5.5 V		41		mV
	Regulator current limit <sup>(2)</sup>		300	340	400	mA
	BUCK CONVE	RTERS - GENERAL PURPOSE BUCK CONVER	TERS (6)			
OUTPUT VOLTA	GE					
V <sub>PWR_5,6,7_VOUT</sub>	Output Voltage (General Purpose Buck1,2,3)	8-bit programmable	1		5	V
	DC output voltage accuracy	I <sub>OUT</sub> = 0 mA	-3.5%		3.5%	
MOSFET					*	
R <sub>ON,H</sub>	High side switch resistance	25°C, V <sub>PWR5,6,7_Boost</sub> – V <sub>PWR5,6,7_SWITCH</sub> = 5.5		150		mΩ
R <sub>ON,L</sub> LOAD CURRENT	Low side switch resistance (2)	25°C		85		mΩ
	Allowed Load Current PWR6 <sup>(5)</sup> .			2		Α
	Allowed Load Current PWR5, PWR7 <sup>(5)</sup> .	Buck converters should not be used at this time. May become available in the future.				Α
I <sub>OCL</sub>	Current limit <sup>(2)(5)</sup>	L <sub>OUT</sub> = 3.3 μH	3.2	3.6	4.2	Α
ON-TIME TIMER CONTROL						
t <sub>ON</sub>	On time	V <sub>IN</sub> = 12 V, V <sub>O</sub> = 5 V		120		ns
t <sub>OFF(MIN)</sub>	Minimum off time <sup>(2)</sup>	T <sub>A</sub> = 25°C, V <sub>FB</sub> = 0 V		270	310	ns
START-UP						
	Soft start		1	2.5	4	ms
PGOOD						
Ratio <sub>OV</sub>	Overvoltage protection			120%		
Ratio <sub>PG</sub>	Relative power good level	Low to High		72%		
		AUXILIARY LDOs				
V <sub>PWR3,4_VIN</sub>	Input voltage range	LDO1 (PWR4), LDO2 (PWR3)	3.3	12	20	V
PGOOD	Power good PWR3,4_VOUT	PWR3,4_VOUT rising		80%		
		PWR3,4_VOUT falling		60%		
OVP	Overvoltage Protection PWR3,4_VOUT			7		V

<sup>(6)</sup> General Purpose Buck2 (PWR6) currently supported, others may be available in the future.



# **Electrical Characteristics (continued)**

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	DC output voltage accuracy PWR3,4_VOUT	I <sub>OUT</sub> = 0 mA	-3%		3%	
	Regulator current limit (2)		300	340	400	mA
t <sub>ON</sub>	Turn-on time	to 80% of V <sub>OUT</sub> = PWR3 and PWR4, C= 1 μF		40		μs
LDO2 (PWR3)						
V <sub>PWR3_VOUT</sub>	Output Voltage PWR3_VOUT			2.5		V
	Load Current capability			200		mA
	DC Load regulation PWR3_VOUT	V <sub>OUT</sub> = 2.5 V, I <sub>OUT</sub> = 5 to 200 mA		-70		mV/A
	DC Line regulation PWR3_VOUT	V <sub>OUT</sub> = 2.5 V, I <sub>OUT</sub> = 5 mA, PWR3_VIN = 3.3 to 20 V		30		μV/V
LDO1 (PWR4)						
$V_{PWR4\_VOUT}$	Output Voltage PWR4_VOUT			3.3		V
	Load Current capability			200		mA
	DC Load regulation PWR4_VOUT	V <sub>OUT</sub> = 3.3 V, I <sub>OUT</sub> = 5 to 200 mA		-70		mV/A
	DC Line regulation PWR4_VOUT	V <sub>OUT</sub> = 3.3V, I <sub>OUT</sub> = 5 mA, PWR4_VIN= 4 to 20 V		30		μV/V
	Regulator dropout	At 25 mA, V <sub>OUT</sub> = 3.3 V, V <sub>PWR4_VIN</sub> = 3.3 V		48		mV
		MEASUREMENT SYSTEM				
AFE						
		AFE_GAIN[1:0] = 01		1		
G	Amplifier gain (PGA)	AFE_GAIN[1:0] = 10		9.5		V/V
		AFE_GAIN[1:0] = 11		18		
.,		PGA, AFE_CAL_DIS = 1 <sup>(2)</sup>	-1		1	>/
V <sub>OFS</sub>	Input referred offset voltage	Comparator <sup>(2)</sup>	-1.5		+1.5	mV
	0 "" "	To 1% of final value <sup>(2)</sup> .		46	67	
T <sub>RC</sub>	Settling time	To 0.1% of final value <sup>(2)</sup> .		69	100	μs
V <sub>ACMPR_IN_1,2,3</sub>	Input voltage Range ACMPR_IN_1,2,3		0		1.5	V
LABB						
	0 "" "	To 1% of final value <sup>(2)</sup> .		4.6	6.6	
T <sub>RC</sub>	Settling time	To 0.1% of final value <sup>(2)</sup> .		7	10	μs
V <sub>ACMPR_IN_LABB</sub>	Input voltage range ACMPR_IN_LABB		0		1.5	V
	Sampling window ACMPR_IN_LABB	Programmable per 7 µs	7		28	μs
		COLOR WHEEL PWM				
CLK_OUT	Clock output frequency			2.25		MHz
V <sub>CW_SPEED_PWM</sub> _OUT	Voltage range CW_SPEED_PWM_OUT	Average value programmable in 16 bits	0		5	V
	DIGITAL CONT	ROL - LOGIC LEVELS AND TIMING CHARACTE	RISTICS			
$V_{SPI}$	SPI supply voltage range	SPI_VIN	1.7		3.6	V



# **Electrical Characteristics (continued)**

Over operating free-air temperature range.  $V_{IN}$  = 12 V,  $T_A$  = 0 to +70°C, typical values are at  $T_A$  = 25°C, Configuration according to *Typical Application* ( $V_{IN}$  =12 V,  $I_{OUT}$  = 16 A, LED, external FETs) (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		RESETZ, CMP_OUT, CLK_OUT. $I_0 = 0.3 \text{ mA}$ sink current	0		0.3	
$V_{OL}$	Output low-level	SPI_DOUT. I <sub>O</sub> = 5 mA sink current	0		$0.3 \times V_{SPI}$	V
		INTZ. I <sub>O</sub> = 1.5 mA sink current	0		$0.3 \times V_{SPI}$	
$V_{OH}$	Output high-level	RESETZ, CMP_OUT, CLK_OUT. $I_{\rm O}$ = 0.3 mA source current	1.3		2.5	V
	-	SPI_DOUT. I <sub>O</sub> = 5 mA source current	$0.7 \times V_{SPI}$		$V_{SPI}$	
		PROJ_ON, LED_SEL0, LED_SEL1	0		0.4	
$V_{IL}$	Input low-level	SPI_CSZ, SPI_CLK, SPI_DIN	0		0.3 <b>x</b> V <sub>SPI</sub>	V
M	lament bink laval	PROJ_ON, LED_SEL0, LED_SEL1	1.2			V
$V_{IH}$	Input high-level	SPI_CSZ, SPI_CLK, SPI_DIN	0.7 × V <sub>SPI</sub>		$V_{SPI}$	V
I <sub>BIAS</sub>	Input bias current	V <sub>IO</sub> = 3.3 V, any digital input pin			0.1	μΑ
SPI CLK	SPI clock frequency <sup>(7)</sup>	Normal SPI mode, DIG_SPI_FAST_SEL = 0, $f_{OSC}$ = 9 MHz	0		36	MHz
SPI_CLK		Fast SPI mode, DIG_SPI_FAST_SEL = 1, $V_{SPI}$ > 2.3 V, $f_{OSC}$ = 9 MHz	20		40	IVITZ
t <sub>DEGLITCH</sub>	Deglitch time	LED_SEL0, LED_SEL1 (2).		300		ns
		INTERNAL OSCILLATOR				
fosc	Oscillator frequency			9		MHz
	Frequency accuracy	T <sub>A</sub> = 0 to 70°C	-5%		5%	
		THERMAL SHUTDOWN				
T <sub>WARN</sub>	Thermal warning (HOT threshold)			120		°C
	Hysteresis			10		
T <sub>SHTDWN</sub>	Thermal shutdown (TSD threshold)			150	_	°C
=	Hysteresis			15		

<sup>(7)</sup> Maximum depends linearly on oscillator frequency fosc.

# 6.6 SPI Timing Parameters

SPI\_VIN = 3.6 V  $\pm$  5%,  $T_{\rm A}$  = 0 to 70°C,  $C_{\rm L}$  = 10 pF (unless otherwise noted).

		MIN	NOM	MAX	UNIT
f <sub>CLK</sub>	Serial clock frequency	0		40	MHz
t <sub>CLKL</sub>	Pulse width low, SPI_CLK, 50% level	10			ns
t <sub>CLKH</sub>	Pulse width high, SPI_CLK, 50% level	10			ns
t <sub>t</sub>	Transition time, 20% to 80% level, all signals	0.2		4	ns
t <sub>CSCR</sub>	SPI_SS_Z falling to SPI_CLK rising, 50% level	8			ns
t <sub>CFCS</sub>	SPI_CLK falling to SPI_CSZ rising, 50% level			1	ns
t <sub>CDS</sub>	SPI_MOSI data setup time, 50% level	7			ns
t <sub>CDH</sub>	SPI_MOSI data hold time, 50% level	6			ns
t <sub>iS</sub>	SPI_MISO data setup time, 50% level	10			ns
t <sub>iH</sub>	SPI_MISO data hold time, 50% level	0			ns
t <sub>CFDO</sub>	SPI_CLK falling to SPI_MISO data valid, 50% level		13		ns
t <sub>CSZ</sub>	SPI_CSZ rising to SPI_MISO HiZ		6		ns

# TEXAS INSTRUMENTS

## 7 Detailed Description

#### 7.1 Overview


The DLPA3005 is a highly integrated power management IC optimized for DLP Pico Projector systems. It targets accessory applications up to several hundreds of lumen and is designed to support a wide variety of high-current LEDs. The Projector system supports the TRP type of digital mirror device (DMD). *Functional Block Description* shows a typical DLP Pico Projector implementation using the DLPA3005.

Part of the projector is the projector module, which is an optimized combination of components consisting of, for instance, DLPA3005, LEDs, DMD, DLPC chip, memory, and optional sensors and fans. The front-end chip controls the projector module. More information about the system and projector module configuration can be found in a separate application note.

Within the DLPA3005, several blocks can be distinguished. The blocks are listed below and subsequently discussed in detail:

- Supply and monitoring: Creates internal supply and reference voltages and has functions such as thermal protection and low battery warning
- Illumination: Block to control the light. Contains drivers, strobe decoder for the LEDs and power conversion
- External Power FETs: Capable for 16 A
- DMD: Generates voltages and their specific timing for the DMD. Contains regulators and DMD/DLPC buck converters
- Buck converters: General purpose buck converters
- · Auxilairy LDOs: Fixed voltage LDOs for customer usage
- Measurement system: Analog front end to measure internal and external signals
- · Digital control: SPI interface, digital control

## 7.2 Functional Block Description





### 7.3 Feature Description

### 7.3.1 Supply and Monitoring

This block takes care of creating several internal supply voltages and monitors correct behavior of the device.


#### 7.3.1.1 Supply

SYSPWR is the main supply of the DLPA3005. It can range from 6 V to 20 V, where the typical is 12 V. At power-up, several (internal) power supplies are started one after the other in order to make the system work correctly (Figure 1). A sequential startup ensures that all the different blocks start in a certain order and prevent excessive startup currents. The main control to start the DLPA3005 is the control pin  $PROJ_ON$ . Once set high the *basic* analog circuitry is started that is needed to operate the digital and SPI interface. This circuitry is supplied by two LDO regulators that generate 2.5 V (SUP\_2P5V) and 5 V (SUP\_5P0V). These regulator voltages are for internal use only and should not be loaded by an external application. The output capacitors of those LDOs should be 2.2  $\mu$ F for the 2.5-V LDO, and 4.7  $\mu$ F for the 5-V LDO, pin 91 and 92 respectively. Once these are up the digital core is started, and the DLPA3005 Digital State Machine (DSM) takes over.

Subsequently, the 5.5-V LDOs for various blocks are started: PWR\_5V5V, DRST\_5P5V and ILLUM\_5P5V. Next, the buck converters and DMD LDOs are started (PWR\_1 to PWR\_4). The DLPA3005 is now awake and ready to be controlled by the DLPC (indicated by RESET\_Z going high).

The general purpose buck converters (PWR\_5 to 7) can be started (if used) as well as the regulator that supplies the DMD. The DMD regulator generates the timing critical VOFFSET, VBIAS, and VRESET supplies.

# **Feature Description (continued)**



Note: Arrows indicate sequence of events automatically controlled by digital state machine. Other events are initiated under SPI control.

Figure 1. Powerup Timing

## **Feature Description (continued)**

#### 7.3.1.2 Monitoring

Several possible faults are monitored by the DLPA3005. If a fault has occurred and what kind of fault it is can be read in register 0x0C. Subsequently, an interrupt can be generated if such a fault occurs. The fault conditions for which an interrupt is generated can be configured individually in register 0x0D.

#### 7.3.1.2.1 Block Faults

Fault conditions for several supplies can be observed such as the low voltage supplies (SUPPLY\_FAULT). ILLUM\_FAULT monitors correct supply and voltage levels in the illumination block and DMD\_FAULT monitors a correct functioning DMD block. The PROJ\_ON\_INT bit indicates if PROJ\_ON was asserted.

#### 7.3.1.2.2 Low Battery and UVLO

Monitoring is also done on the battery voltage (input supply) by the low battery warning (BAT\_LOW\_WARN) and battery low shutdown (BAT\_LOW\_SHUT), Figure 2. They warn for a low VIN supply voltage or automatically shutdown the DLPA3005 when the VIN supply drops below a predefined level respectively. The threshold levels for these fault conditions can be set from 3.9 V to 18.4 V by writing to registers 0x10<4:0> (LOWBATT) and 0x11<4:0> (BAT\_LOW\_SHUT\_UVLO). These threshold levels have hysteresis. This hysteresis depends on the selected threshold voltage and is depicted in Figure 3. It is recommended to set the low battery voltage higher than the under voltage lock out such that a warning is generated before the device goes into shutdown.




Figure 2. Battery Voltage Monitoring




Figure 3. Hysteresis on  $V_{LOW\ BAT}$  and  $V_{UVLO}$ 

# TEXAS INSTRUMENTS

### Feature Description (continued)

#### 7.3.1.2.3 Auto LED Turn Off Functionality

The PAD devices can be supplied from either a battery pack or an adapter. The PAD devices use several warning and detection levels, as indicated in the previous paragraphs, to prevent system damage in case the supply voltage becomes too low or even interrupted.

Interruption of the supply voltage occurs when, for example, the adapter is switched to another mains outlet. In case a battery pack is installed, the system power control should switch at that moment to the battery pack. A change of supply voltage from, for example, 20 V to 8 V can occur, and thus the OVP level (which is ratio metric, see section Ratio Metric Overvoltage Protection) could become lower than  $V_{LED}$ . An OVP fault will be triggered and the system switches off.

The Auto\_LED\_Turn\_Off functionality can be used to prevent the system from turning off in these circumstances. This function disables the LEDs when the supply voltage drops below LED\_AUTO\_OFF\_LEVEL (reg 0x18h). It is advisable to have this level the same as the BAT\_LOW\_WARN level. When the Auto\_LED\_Turn\_Off functionality is enabled (reg 0x01h), once a supply voltage drop is detected to below LED\_AUTO\_OFF\_LEVEL, the LEDs will be switched off and the system should start sending lower current levels to have a lower V<sub>LED</sub>. After start using lower currents, the LEDs can be switched on again by disabling AUTO\_LED\_TURN\_OFF function. As a result the system can continue working at the lower supply voltage using a lower intensity. The system has to monitor the BAT\_LOW\_WARN status and once the mains adapter is plugged in again (seen by BAT\_LOW\_WARN being low), the Auto\_LED\_Turn\_Off functionality can be enabled again. Now the LED currents can be restored to their original levels from before the supply voltage drop.

#### 7.3.1.2.4 Thermal Protection

The chip temperature is monitored constantly to prevent overheating of the device. There are two levels of fault condition (register 0x0C). The first is to warn for overheating (TS\_WARN). This is an indication that the chip temperature raises to a critical temperature. The next level of warning is TS\_SHUT. This occurs at a higher temperature than TS\_WARN and will shutdown the chip to prevent permanent damage. Both temperature faults have hysteresis on their levels to prevent rapid switching around the temperature threshold.

#### 7.3.2 Illumination

The illumination function includes all blocks needed to generate light for the DLP system. In order to accurately set the current through the LEDs, a control loop is used (Figure 4). The intended LED current is set through IDAC[9:0]. The Illumination driver controls the LED anode voltage  $V_{LED}$  and as a result a current will flow through one of the LEDs. The LED current is measured via the voltage across sense resistor  $R_{LIM}$ . Based on the difference between the actual and intended current, the loop controls the output of the buck converter ( $V_{LED}$ ) higher or lower. The LED which conducts the current is controlled by switches P, Q, and R. The *Openloop feedback circuitry*" ensures that the control loop can be closed for cases when there is no path via the LED (for instance, when  $I_{LED} = 0$ ).

### **Feature Description (continued)**




Figure 4. Illumination Control Loop

Within the illumination block, the following blocks can be distinguished:

- Programmable Gain Block
- LDO illum, analog supply voltage for internal illumination blocks
- Illumination driver A, primary driver for the external FETs
- Illumination driver B, secondary driver for future purpose. Will not be discussed
- RGB stobe decoder, driver for external switches to control the on-off rhythm of the LEDs and measures the LED current

## 7.3.2.1 Programmable Gain Block

The current through the LEDs is determined by a digital number stored in the respective IDAC registers 0x03h to 0x08h. These registers determine the LED current which is measured through the sense resistor  $R_{\text{LIM}}$ . The voltage across  $R_{\text{LIM}}$  is compared with the current setting from the IDAC registers and the loop regulates the current to its set value.

# TEXAS INSTRUMENTS

#### **Feature Description (continued)**




Figure 5. Programmable Gain Block in the Illumination Control Loop

When current is flowing through an LED, a forward voltage is built up over the LED. The LED also represents a (low) differential resistance which is part of the load circuit for  $V_{LED}$ . Together with the wire resistance ( $R_{WIRE}$ ) and the  $R_{ON}$  resistance of the FET switch a voltage divider is created with  $R_{LIM}$  that is a factor in the loop gain of the ILED control. Under normal conditions, the loop is able to produce a well regulated LED current up to 16 Amps.

Since this voltage divider is part of the control loop, care must be taken while designing the system.

When, for instance, two LEDs in series are connected, or when a relatively high wiring resistance is present in the loop, the loop gain will reduce due to the extra attenuation caused by the increased series resistances of  $r_{LED} + R_{WIRE} + R_{ON}$ . As a result, the loop response time lowers. To compensate for this increased attenuation, the loop gain can be increased by selecting a higher gain for the programmable gain block. The gain increase can be set through register 0x25h [3:0].

Under normal circumstances the default gain setting (00h) is sufficient. In case of a series connection of two LEDs setting 01h or 02h might suffice.

As discussed before, wiring resistance also impacts the control-loop performance. It is advisable to prevent unnecessary large wire length in the loop. Keeping wiring resistance as low as possible is good for efficiency reasons. In case wiring resistance still impacts the response time of the loop, an appropriate setting of the gain block can be selected. The same goes for connector resistance and PCB tracks. Keep in mind that basically every milliohm counts. Following these precautions will help get a proper functioning of the I<sub>LED</sub> current loop.

#### 7.3.2.2 LDO Illumination

This regulator is dedicated to the illumination block and provides an analog supply of 5.5 V to the internal circuitry. It is recommended to use  $1-\mu F$  capacitors on both the input and output of the LDO.

#### 7.3.2.3 Illumination Driver A

The illumination driver of the DLPA3005 is a buck controller for driving two external low-ohmic N-channel FETs (Figure 6). The theory of operation of a buck converter is explained in the application note *Understanding Buck Power Stages in Switchmode Power Supplies* (SLVA057). For proper operation, selection of the external components is very important, especially the inductor  $L_{OUT}$  and the output capacitor  $C_{OUT}$ . For best efficiency and ripple performance, an inductor and capacitor should be chosen with low equivalent series resistance (ESR).



#### **Feature Description (continued)**




Figure 6. Typical Illumination Driver Configuration

Several factors determine the component selection of the buck converter, such as input voltage (SYSPWR), desired output voltage ( $V_{LED}$ ) and the allowed output current ripple. Configuration starts with selecting the inductor  $L_{OUT}$ .

The value of the inductance of a buck power stage is selected such that the peak-to-peak ripple current flowing in the inductor stays within a certain range. Here, the target is set to have an inductor current ripple,  $k_{I\_RIPPLE}$ , less than 0.3 (30%). The minimum inductor value can be calculated given the input and output voltage, output current, switching frequency of the buck converter ( $f_{SWITCH}$ = 600 kHz), and inductor ripple of 0.3 (30%):

$$L_{OUT} = \frac{\frac{V_{OUT}}{V_{IN}} \cdot (V_{IN} - V_{OUT})}{k_{I\_RIPPLE} \cdot I_{OUT} \cdot f_{SWITCH}}$$
(1)

Example:  $V_{IN}$ = 12 V,  $V_{OUT}$ = 4.3 V,  $I_{OUT}$ = 16 A results in an inductor value of  $I_{OUT}$ = 1  $\mu$ H

Once the inductor is selected, the output capacitor  $C_{OUT}$  can be determined. The value is calculated using the fact that the frequency compensation of the illumination loop has been designed for an LC-tank resonance frequency of 15 kHz:

$$f_{RES} = \frac{1}{2 \cdot \pi \cdot \sqrt{L_{OUT} \cdot C_{OUT}}} = 15kHz$$
 (2)

Example:  $C_{OUT}$ = 110  $\mu$ F given that  $L_{OUT}$ = 1  $\mu$ H. A practical value is 2 × 68  $\mu$ F. Here, a parallel connection of two capacitors is chosen to lower the ESR even further.

The selected inductor and capacitor determine the output voltage ripple. The resulting output voltage ripple  $V_{LED\_RIPPLE}$  is a function of the inductor ripple  $k_{I\_RIPPLE}$ , output current  $I_{OUT}$ , switching frequency  $f_{SWITCH}$  and the capacitor value  $C_{OUT}$ :

$$V_{LED\_RIPPLE} = \frac{k_{I\_RIPPLE} \cdot I_{OUT}}{8 \cdot f_{SWITCH} \cdot C_{OUT}}$$
(3)

Example:  $k_{LRIPPLE}$  = 0.3,  $I_{OUT}$  = 16 A,  $f_{SWITCH}$  = 600 kHz and  $C_{OUT}$  = 2 x 68  $\mu$ F results in an output voltage ripple of  $V_{LED\ RIPPLE}$  = 7 mVpp

As can be seen, this is a relative small ripple.

# TEXAS INSTRUMENTS

## **Feature Description (continued)**

It is strongly advised to keep the capacitance value low. The larger the capacitor value the more energy is stored. In case of a  $V_{LED}$  going down stored energy needs to be dissipated. This might result in a large discharge current. For a  $V_{LED}$  step down from  $V_1$  to  $V_2$ , while the LED current was  $I_1$ . The theoretical peak reverse current is:

$$I_{2,MAX} = \sqrt{\frac{C_{OUT}}{L_{OUT}} \times (V_1^2 - V_2^2) + I_1^2}$$
(4)

Depending on the selected external FETs, the following three components might need to be added for each power FET:

- Gate series resistor (R<sub>G</sub>)
- Gate series diode (D<sub>G</sub>)
- Gate parallel capacitance (C<sub>G</sub>)

It is advisable to have placeholders for these components in the board design.

The gate series resistors can be used to slow down the enable transient of the power FET. Since large currents are being switched, a fast transient implies a potential risk on ringing. Slowing down the turn-on transient reduces the edge steepness of the drain current and thus reduces the induced inductive ringing. A resistance of a few Ohm typically is sufficient.

The gate series resistance is also present in the turn-off transient of the power FET. This might have a negative effect on the non-overlap timing. In order to keep the turn-off transient of the power FET fast, a parallel diode with the gate series resistance can be used. The cathode of the diode should be directed to the DLPA3005 device in order have fast gate pull-down.

A third component that might be needed, depending on the specific configuration and FET selection, is an extra gate-source filter capacitance. Specifically for the higher supply voltages this capacitance is advisable. Due to a large drain voltage swing and the drain-gate capacitance, the gate of a disabled power FET might be pulled high parasitically.

For the low-side FET this can happen at the end of the non-overlap time while the power converter is supplying current. For that case the switch node is low at the end of the non-overlap time. Enabling the high-side FET pulls high the switch node. Due to the large and steep switch node edge, charge is being injected via the drain-gate capacitance of the low-side FET into the gate of the low-side FET. As a result the low-side FET can be enabled for a short period of time causing a shoot-through current.

For the high-side FET a dual case exists. If the power converter is discharging VLED, the power converter current is directed inward and thus at the end of the non-overlap time the switch node is high. If at that moment the low-side FET is enabled, via the gate-drain capacitance of the high-side FET charge is being injected into the gate of the high-side FET potentially causing the device to switch on for a short amount of time. That will cause a shoot through current as well.

To reduce the effect of the charge injection via the drain-gate capacitance, an extra gate-source filter capacitance can be used. Assuming a linear voltage division between gate-source capacitance and gate-drain capacitance, for a 20V supply voltage the ratio of gate-source capacitance and gate-drain capacitance should be kept to about 1:10 or larger. It is advised to carefully test the gate-drive signals and the switch node for potential cross conduction.

Sometimes dual FETs are being used in order to spread out power dissipation (heat). In order to prevent parasitic gate-oscillation a structure as shown in Figure 7 is suggested. Each gate is being isolated with R<sub>ISO</sub> to damp potential oscillations. A resistance of 1 Ohm is typically sufficient.

## **Feature Description (continued)**




Figure 7. Using R<sub>ISO</sub> to Prevent Gate Oscillations When Using Power FETs in Parallel

Finally two other components need to be selected in the buck converter. The value of the input-capacitor (pin ILLUM\_A\_VIN) should be equal or greater than the selected output capacitance  $C_{OUT}$ , in this case  $\geq 2 \times 68 \mu F$ . The capacitor between ILLUM\_A\_SWITCH and ILLUM\_A\_BOOST is a charge pump capacitor to drive the high side FET. The recommended value is 100 nF.

#### 7.3.2.4 RGB Strobe Decoder

The DLPA3005 contains circuitry to sequentially control the three color-LEDs (red, green and blue). This circuitry consists of three drivers to control external switches, the actual strobe decoder and the LED current control (Figure 8). The NMOS switches are connected to the cathode terminals of the external LED package and turn the currents through the LEDs on and off.




Figure 8. Switch Connection for a Common-Anode LED Assembly

The NMOS FET's P, Q, and R are controlled by the CH\_SEL\_0 and CH\_SEL\_1 pins. CH\_SEL[1:0] typically receive a rotating code switching from RED to GREEN to BLUE and then back to RED. The relation between CH\_SEL[0:1] and which switch is closed is indicated in Table 1.

ZHCSE88 – OCTOBER 2015 www.ti.com.cn

# Instruments

#### **Feature Description (continued)**

Table 1. Switch Positions for Common Anode RGB LEDs

DINC OH CELIA.O		SWITCH		IDAC REGISTER
PINS CH_SEL[1:0	Р	Q	R	IDAC REGISTER
00	Open	Open	Open	N/A
01	Closed	Open	Open	0x03 and 0x04 SW1_IDAC[9:0]
10	Open	Closed	Open	0x05 and 0x06 SW2_IDAC[9:0]
11	Open	Open	Closed	0x07 and 0x08 SW3_IDAC[9:0]

Besides enabling one of the switches, CH\_SEL[1:0] also selects a 10-bit current setting for the control IDAC that is used as the set current for the LED. This set current together with the measured current through  $R_{LIM}$  is used to control the illumination driver to the appropriate  $V_{LED}$ . The current through the 3 LEDs can be set independently by registers 0x03 to 0x08 (Table 1).

Each current level can be set from off to 150mV/R<sub>I IM</sub> in 1023 steps:

Led current(A) = 0 for bit value = 0

Led current(A) = 
$$\frac{\text{Bit value} + 1}{1024} \cdot \frac{150 \text{mV}}{\text{R}_{\text{LIM}}}$$
 for bit value = 1 to 1023 (5)

The maximum current for  $R_{LIM}$ = 9.4 m $\Omega$  is thus 16 A.

For proper operation a minimum LED current of 5% of I<sub>LED MAX</sub> is required.

#### 7.3.2.4.1 Break Before Make (BBM)

The switching of the three LED NMOS switches (P, Q, R) is controlled such that a switch is returned to the OPEN position first before the subsequent switch is set to the CLOSED position (BBM), Figure 9. The dead time between opening and closing switches is controlled through the BBM register (0x0E). Switches that already are in the CLOSED position and are to remain in the CLOSED state, are not opened during the BBM delay time.




Figure 9. BBM Timing

#### 7.3.2.4.2 Openloop Voltage

Several situations exist in which the control loop for the buck converter through the LED is not present. In order to prevent the output voltage of the buck converter to "run-away", the loop is closed by means of an internal resistive divider (see Figure 4 - Openloop feedback circuitry). Situations in which the openloop voltage control is active:

- During the BBM period. Transitions from one LED to another implies that during the BBM time all LEDs are
  off.
- Current setting for all three LEDs is 0.

It's advised to set the openloop voltage to about the lowest LED forward voltage. The openloop voltage can be set between 3 V and 18 V in steps of 1 V through register 0x18.

## 7.3.2.4.3 Transient Current Limit

Typically the forward voltages of the GREEN and BLUE diodes are close to each other (about 3 V to 5 V) however the forward voltage of the red diode is significantly lower (2 V to 4 V). This can lead to a current spike in the RED diode when the strobe controller switches from green or blue to red. This happens because V<sub>LED</sub> is initially at a higher voltage than required to drive the red diode. DLPA3005 provides transient current limiting for each switch to limit the current in the LEDs during the transition. The transient current limit value is controlled via register 0x02 (ILLUM\_ILIM). In a typical application it is required only for the RED diode. The value for ILLUM\_ILIM should be set at least 20% higher than the DC regulation current. Register 0x02 (ILLUM\_SW\_ILIM\_EN) contains three bits to select which switch employs the transient current limiting feature. The effect of the transient current limit on the LED current is shown in Figure 10.




Figure 10. LED Current Without (Left) and With (Right) Transient Current Limit

#### 7.3.2.5 Illumination Monitoring

The illumination block is continuously monitored for system failures to prevent damage to the DLPA3005 and LEDs. Several possible failures are monitored such as a broken control loop and a too high or too low output voltage V<sub>LED</sub>. The overall illumination fault bit is in register 0x0C (ILLUM\_FAULT). If any of the below failures occur, the ILLUM\_FAULT bit may be set high:

- ILLUM\_BC1\_PG\_FAULT
- ILLUM BC1 OV FAULT

Where, PG= Power Good and OV= Over Voltage

#### 7.3.2.5.1 Power Good

Both the Illumination driver and the Illumination LDO have a power good indication. The power good for the driver indicates if the output voltage ( $V_{LED}$ ) is within a defined window indicating that the LED current has reached the set point. If for some reason the LED current cannot be controlled to the intended value, this fault occurs. Subsequently, bit ILLUM\_BC1\_PG\_FAULT in register 0x27 is set high. The illumination LDO output voltage is also monitored. When the power good of the LDO is asserted it implies that the LDO voltage is below a pre-defined minimum of 80% (rising) or 60% (falling) edge. The power good indication for the LDO is in register 0x27 (V5V5\_LDO\_ILLUM\_PG\_FAULT).

## 7.3.2.5.2 Ratio Metric Overvoltage Protection

The DLPA3005 illumination driver LED outputs are protected against open circuit use. In case no LED is connected and the PAD device is instructed to set the LED current to a specific level, the LED voltage (ILLUM\_A\_FB) will quickly rise and potentially rail to VIN. This should be prevented. The OVP protection circuit triggers once V<sub>LED</sub> crosses a predefined level. As a result the DLPA3005 will be switched off.

The same protection circuit is triggered in case the supply voltage (VINA) will become too low to have the DLPA3005 work properly given the  $V_{LED}$  level. This protection circuit is constructed around a comparator that will sense both the LED voltage and the VINA supply voltage. The fraction of the VINA is connected to the minus input of the comparator while the fraction of the  $V_{LED}$  voltage is connected to the plus input. Triggering occurs when the plus input rises above the minus input and an OVP fault is set. The fraction of the VINA must be set between 1 V and 4 V to ensure proper operation of the comparator.




Figure 11. Ratio Metric OVP

The fraction of the ILLUM\_A\_FB voltage is set by the register 0x19h bits [4:0], while the setting of the fraction of the VINA voltage is done by register 0x0Bh bits [4:0]. In general an OVP fault is set when

 $V_{LED}/V_{LED RATIO} \ge V_{INA}/V_{INA RATIO}$ 

thus when:

Clearly, the OVP level is ratio-metric, i.e. can be set to a fixed fraction of V<sub>INA</sub>.

For example: V<sub>LED</sub> should stay below 85% of V<sub>INA</sub>. The settings for the respective registers are:

reg 0x19h [4:0] = 01h (4.98)

reg 0x0Bh [4:0] = 07h (5.85)


Resulting in: OVP triggers if  $V_{LED} \ge V_{INA} * 4.98/5.85 = 0.85 V_{INA}$ . Additionally for  $V_{IN\_RATIO} = 5.85$  the  $V_{IN\_}$  input voltage for the comparator is between 1 V and 3.4 V for a supply voltage between 6 V and 20 V.

### 7.3.2.6 Illumination Driver plus Power FETs Efficiency

Below (Figure 12) an overview is given of the efficiency of the illumination driver plus power FETs for an input voltage of 12 V. Used external components (Figure 6): High-side FET (L) CDS17506Q5A, Low-side FET (M) CDS17501Q5A,  $L_{OUT} = 2 \times 2.2 \ \mu H$  parallel,  $C_{OUT} = 88 \ \mu F$ . The efficiency is shown for several output voltage levels ( $V_{LED}$ ) versus output current.

Figure 13 depict the efficiency versus input voltage ( $V_{ILLUM\_A\_VIN}$ ) at various output voltage levels ( $V_{LED}$ ) for an output current of 16 A.





#### 7.3.3 External Power FET Selection

The DLPA3005 requires five external N-type Power FETs for proper operation. Two Power FETs are required for the illumination buck converter section (FETs L<sub>EXT</sub> and M<sub>EXT</sub> ₹ 26) and three power FETs are required for the LED selection switches (FETs P<sub>EXT</sub>, Q<sub>EXT</sub> and R<sub>EXT</sub> in **2**26). This section discusses the selection criteria for these FETs to be taken into account:

- Threshold voltage
- Gate charge and gate timing
- R<sub>DS(ON)</sub>

#### 7.3.3.1 Threshold Voltage

The DLPA3005 has five drive outputs for the respective five power FETs. The signal swing at these outputs is about 5 V. Thus FETs should be selected that are turned on adequately with a gate-source voltage of 5 V. For the three LED selection outputs (CHx\_GATE\_CTRL) and the low-side drive (ILLUM\_LSIDE\_DRIVE), the drive signal is ground referred. For the ILLUM\_HSIDE\_DRIVE output the signal swing is referred to the switch node of the converter, ILLUM\_A\_SW. All five power FETs should be N-type.

## 7.3.3.2 Gate Charge and Gate Timing

For power FETs a typically specified parameter is the total gate charge required to turn-on or turn-off the FET. The selection of the illumination buck-converter FETs with respect to their total gate charge is mainly relative to gate-source rise and fall times. For proper operation it is advised to have the gate-source rise and fall times maximum on the order of 20-30 ns. Given the typical high-side driver pull-up resistance of about 5 Ohm, an equivalent maximum gate capacitance of 4-6nF is appropriate. Since the gate-source swing is about 5 V, a total turn-on/off gate charge of maximum 20-30 nC is therefore advised.

The DPLA3005 has built-in non-overlap timing to prevent that both the high-side and low-side FET of the illumination buck converter are turned-on simultaneously. The typical non-overlap timing is about 35 ns. In most applications this should give sufficient margins. On top of this non-overlap timing the DLPA3005 measures the gate-source voltage of the external FETs to determine whether a FET is actually on or off. This measurement is done at the pins of the DLPA3005. For the low-side FET this measurement is done between ILLUM\_LSIDE\_DRIVE and ILLUM\_A\_GND. Similarly, for the high-side FET the gate-source voltage is measured between ILLUM\_HSIDE\_DRIVE and ILLUM\_A\_SW. The location of these measurement nodes imply that at all times no additional drivers or circuitry should be inserted between the DLPA3005 and the external power FETs of the buck converter. Inserting circuitry (delays) could potentially lead to incorrect on-off detection of the FETs and cause shoot-through currents. These shoot-through currents are negatively affecting the efficiency, but more seriously can potentially damage the power FETs.

For the LED selection switches no specific selection criteria are present on gate charge / timing. This is because the timing of the LED selection signals is in the microsecond range rather than nanosecond range.

ZHCSE88 – OCTOBER 2015 www.ti.com.cn

# TEXAS INSTRUMENTS

#### **7.3.3.3** $R_{DS(ON)}$

The selection of the FET relative to its drain-source on-resistance,  $R_{DS(ON)}$ , has two aspects. Firstly, for the high-side FET of the illumination buck-converter the  $R_{DS(ON)}$  is a factor in the over-current detection. Secondly, for the other four FETs the power dissipation drives the choice of the FETs  $R_{DS(ON)}$ .

In order to detect an over-current situation, the DLPA3005 measures the drain-source voltage drop of the high-side FET when turned on. The over-current detection circuit triggers, and switches off the high-side FET, when the threshold  $V_{DC-Th}$  = 185 mV (typical) is reached. Therefore, the actual current,  $I_{OC}$ , at which this over-current detection triggers is given by:

$$I_{OC} = \frac{V_{DC-Th}}{R_{DS(ON)}} = \frac{185 \text{ mV}}{R_{DS(ON)}}$$
 (6)

Note that the  $R_{DS(ON)}$  should be taken from the FET datasheet at high-temp, i.e. at over-current the FETs will likely by hot.

For example, the CSD17510Q5A NexFET has an  $R_{DS(ON)}$  of 7 mOhm at 125 °C. Using this FET will result in an over-current level of 26 A. This FET would be a good choice for a 16 A application.

For the low-side FET and the three LED selection FETs the  $R_{DS(ON)}$  selection is mainly governed by the power dissipation due to conduction losses. The power dissipated in these FETs is given by:

$$P_{DISS} = \int_{t} I_{DS}^{2}(t)R_{DS(ON)}$$
(7)

In which  $I_{DS}$  is the current running through the respective FET. Clearly, the lower the  $R_{DS(ON)}$  the lower the dissipation is.

For example, the CSD17501Q5A has  $R_{DS(ON)}$ = 3 mOhm. For a drain-source current of 16 A with a duty cycle of 25% (assuming the FET is used as LED selection switch) the dissipation is about 0.2 W in this FET.

#### 7.3.4 DMD Supplies

This block contains all the supplies needed for the DMD and DLPC (Figure 14). The block comprises:

- LDO DMD: for internal supply
- DMD\_HV: regulator generates high voltage supplies
- Two buck converters: for DLPC/DMD voltages




Figure 14. DMD Supplies Blocks

The DMD supplies block is designed to work with the TRP-type DMD and the related DLPC. The TRP-type DMD has its own set of supply voltage requirements. Besides the three high voltages, two supplies are needed for the DMD and the related DLPC (DLPC343x-family for instance). These supplies are made by two buck converters.

The EEPROM of the DLPA3005 is factory programmed for a certain configuration, such as which buck converters are used. Which configuration is programmed in EEPROM can be read in the capability register 0x26. It concerns the following bits:

- DMD BUCK1 USE
- DMD\_BUCK2\_USE

A description of the function of these capability bits can be found in the register map, register 0x26.

#### 7.3.4.1 LDO DMD

This regulator is dedicated to the DMD supplies block and provides an analog supply voltage of 5.5 V to the internal circuitry.

## 7.3.4.2 DMD HV Regulator

The DMD HV regulator generates three high voltage supplies: DMD\_VRESET, DMD\_VBIAS, and DMD\_VOFFSET (Figure 15). The DMD HV regulator uses a switching regulator (switch A-D), where the inductor is time shared between all three supplies. The inductor is charged up to a certain current value (current limit) and then discharged into one of the three supplies. If not all supplies need charging the time available will be equally shared between those that do need charging.




Figure 15. DMD High Voltage Regulator

#### 7.3.4.3 DMD/DLPC Buck Converters

Each of the 2 DMD buck converters creates a supply voltage for the DMD and/ or DLPC. The values of the voltages for the TRP-type of DMD and DLPC used, for instance:

TRP DMD+DLPC3439: 1.1 V (DLPC) and 1.8 V (DLPC/DMD)

The topology of the buck converters is the same as the general purpose buck converters discussed later in this document. How to configure the inductor and capacitor will be discussed in *Buck Converters*.

A typical configuration is 3.3 µH for the inductor and 2x 22 µF for the output capacitor.




Figure 16. DMD/DLPC Buck Converters

## 7.3.4.4 DMD Monitoring

The DMD block is continuously monitored for failures to prevent damage to the DLPA3005 and/ or the DMD. Several possible failures are monitored such that the DMD voltages can be ensured. Failures could be for instance a broken control loop or a too high or too low converter output voltage. The overall DMD fault bit is in register 0x0C, DMD FAULT. If any of the failures in Table 2 occur, the DMD FAULT bit will be set high.

**Table 2. DMD FAULT Indication** 

POWER GOOD (REGISTER 0x29)							
вьоск	REGISTER BIT	THRESHOLD					
HV Regulator	DMD_PG_FAULT	DMD_RESET: 90%, DMD_OFFSET and DMD_VBIAS: 86% rising, 66% falling					
PWR1	BUCK_DMD1_PG_FAULT	Ratio: 72%					
PWR2	BUCK_DMD2_PG_FAULT	Ratio: 72%					
PWR3 (LDO_2)	LDO_GP2_PG_FAULT / LDO_DMD1_PG_ FAULT	80% rising, 60% falling					
PWR4 (LDO_1)	LDO_GP1_PG_FAULT / LDO_DMD1_PG_ FAULT	80% rising, 60% falling					
OVER-VOLTAGE (REGISTER 0)	(2A)						
BLOCK	REGISTER BIT	THRESHOLD (V)					
PWR1	BUCK_DMD1_OV_FAULT	Ratio: 120%					
PWR2	BUCK_DMD2_OV_FAULT	Ratio: 120%					
PWR3 (LDO_2)	LDO_GP2_OV_FAULT / LDO_DMD1_OV_FAULT	7					
PWR4 (LDO_1)	LDO_GP1_OV_FAULT / LDO_DMD1_OV_FAULT	7					

#### 7.3.4.4.1 Power Good

The DMD HV regulator, DMD buck converters, DMD LDOs, and the LDO\_DMD that supports the HV regulator, all have a power good indication.

The DMD HV regulator is continuously monitored to check if the output rails DMD RESET, DMD VOFFSET and DMD VBIAS are in regulation. If either one of the output rails drops out of regulation (e.g due to a shorted output or overloading) the DMD PG FAULT bit in register 0x29 is set. Threshold for DMD RESET is 90% and the thresholds for DMD\_OFFSET/ DMD\_VBIAS are 86% (rising edge) and 66% (falling edge).

The power good signal for the two DMD buck converters indicate if their output voltage (PWR1 FB and PWR2 FB) are within a defined window. The relative power good ratio is 72%. This means that if the output voltage is below 72% of the set output voltage the power good bit is asserted. The power good bits are in register 0x29, BUCK DMD1 PG FAULT and BUCK DMD2 PG FAULT.

DMD LDO1 and DMD LDO2 output voltages are also monitored. When the power good fault of the LDO is asserted it implies that the LDO voltage is below 80% (rising edge) or 60% (falling edge) of its intended value. The power good indication for the LDOs is in register 0x29, LDO GP1 PG FAULT / LDO DMD1 PG FAULT and LDO\_GP2\_PG\_FAULT / LDO\_DMD2\_PG\_FAULT.

The LDO DMD used for the DMD HV regulator has its own power good signaling. The power good fault of the LDO\_DMD is asserted if the LDO voltage is below 80% (rising edge) or 60% (falling edge) of its intended value. The power good indication for this LDO is in register 0x29, V5V5 LDO DMD PG FAULT.

#### 7.3.4.4.2 Overvoltage Fault

An overvoltage fault occurs when an output voltage rises above a pre-defined threshold. Overvoltage faults are indicated for the DMD buck converters, DMD LDOs and the LDO\_DMD supporting the DMD HV regulator. The overvoltage fault of LDO1 and LDO2 are not incorporated in the overall DMD FAULT when the LDOs are used as general purpose LDOs. Table 2 provides an overview of the possible DMD overvoltage faults and their threshold levels.

ZHCSE88 – OCTOBER 2015 www.ti.com.cn

# TEXAS INSTRUMENTS

#### 7.3.5 Buck Converters

The DLPA3005 contains three general purpose buck converters and a supporting LDO (LDO\_BUCKS). The three programmable 8-bit buck converters can generate a voltage between 1 V and 5 V and have an output current limit of 3 A. General Purpose Buck2 (PWR6) currently supported, others may be available in the future. One of the buck converters and the LDO\_BUCKS is depicted in Figure 17

The two DMD/DLPC buck converters discussed earlier in *DMD Supplies* have the same architecture as these three buck converters and can be configured in the same way.




Figure 17. Buck Converter

#### 7.3.5.1 LDO Bucks

This regulator supports the 3 general purpose buck converters and the 2 DMD/DLPC buck converters and provides an analog voltage of 5.5 V to the internal circuitry.

#### 7.3.5.2 General Purpose Buck Converters

The 3 Buck converters are for general purpose usage (Figure 17). Each of the converters can be enabled or disabled via register 0x01 bit:

- BUCK GP1 EN
- BUCK\_GP2\_EN
- BUCK\_GP3\_EN

The output voltages of the converters are configurable between 1 V and 5 V with an 8-bit resolution. This can be done via register 0x13, 0x14 and 0x15.

General Purpose Buck2 (PWR6) has a current capability of 2 A. Other General Purpose Buck converters (PWR5,7) are not supported at this time, they may become available in the future.

ZHCSE88 - OCTOBER 2015

The buck converters can operate in two switching modes: Normal, 600 kHz switching frequency, mode and the skip mode. The skip mode is designed to increase light load efficiency. As the output current decreases from heavy load condition, the inductor current is also reduced and eventually comes to point that its rippled valley touches zero level, which is the boundary between continuous conduction and discontinuous conduction modes. The rectifying MOSFET is turned off when its zero inductor current is detected. As the load current further decreases the converter run into discontinuous conduction mode. The on-time is kept almost the same as it was in the continuous conduction mode so that it takes longer time to discharge the output capacitor with smaller load current to the level of the reference voltage. The skip mode can be enabled/disabled per buck converter in register 0x16.

#### 7.3.5.3 Buck Converter Monitoring

The buck converter block is continuously monitored for system failures to prevent damage to the DLPA3005 and peripherals. Several possible failures are monitored such as a too high or too low output voltage. The possible faults are summarized in 表 3.

	A or Buok oo.	TVOITOT T dait maiodion				
POWER GOOD (REGISTER 0X27)						
BLOCK	REGISTER BIT	THRESHOLD (RISING EDGE)				
Gen.Buck1	BUCK_GP1_PG_FAULT	Ratio 72%				
Gen.Buck2	BUCK_GP2_PG_FAULT	Ratio 72%				
Gen.Buck3	BUCK_GP3_PG_FAULT	Ratio 72%				
OVERVOLTAGE (REGIS	TER 0X28)					
Gen.Buck1	BUCK_GP1_OV_FAULT	Ratio 120%				
Gen.Buck2	BUCK_GP2_OV_FAULT	Ratio 120%				
Gen.Buck3	BUCK_GP3_OV_FAULT	Ratio 120%				

表 3. Buck Converter Fault Indication

#### 7.3.5.3.1 Power Good

The buck converters as well as the supporting LDO\_BUCK have a power good indication. Each buck converter has a separate indication.

The power good for the three buck converters indicate if their output voltage (PWR5.6,7 FB) is within a defined window. The relative power good ratio is 72%. This means that if the output voltage is below 72% of the set voltage the PG\_fault bit is set high. The power good bits of the buck converters are in register 0x27 bit:

- BUCK GP1 PG FAULT for BUCK1 (PWR5)
- BUCK GP2 PG FAULT for BUCK2 (PWR6)
- BUCK GP3 PG FAULT for BUCK3 (PWR7)

The LDO BUCKS that supports the buck converters has its own power good indication. The power good of the LDO BUCKS is asserted if the LDO voltage is below 80% (rising edge) or 60% (falling edge) of its intended value. The power good indication for the LDO BUCKS is in register 0x29, V5V5 LDO BUCK PG FAULT.

#### 7.3.5.3.2 Overvoltage Fault

An over-voltage fault occurs when an output voltage rises above a pre-defined threshold. Over-voltage faults are indicated for the buck converters, and LDO BUCKS. The over-voltage fault of the LDO BUCKS is asserted if the LDO voltage is above 7.2 V and can be found in register 0x2A, V5V5 LDO BUCK OV FAULT. The overvoltage of the general purpose buck converters is 120% of the set value and can be read via register 0x28, BUCK GP1,2,3 OV FAULT.


#### 7.3.5.4 Buck Converter Efficiency

图 18 shows an overview of the efficiency of the buck converter for an input voltage of 12 V. The efficiency is shown for several output voltage levels where the load current is swept.

■ 19 depicts the buck converter efficiency versus input voltage (V<sub>IN</sub>) for a load current (I<sub>OLIT</sub>) of 1 A for various output voltage levels (V<sub>OUT</sub>).

ZHCSE88 – OCTOBER 2015 www.ti.com.cn





# 7.3.6 Auxiliary LDOs

LDO\_1 and LDO\_2 are the two auxiliary LDOs that can freely be used by an additional external application. All other LDOs are for internal usage only and should not be loaded. LDO1 (PWR4) is a fixed voltage of 3.3 V, while LDO2 (PWR3) is a fixed voltage of 2.5 V. Both LDOs are capable to deliver 200 mA.

### 7.3.7 Measurement System

The measurement system (② 20) is designed to sense internal and external nodes and convert them to digital by the implemented AFE comparator. The AFE can be enabled via register 0x0A, AFE\_EN. The reference signal for this comparator, ACMPR\_REF, is a low pass filtered PWM signal coming from the DLPC. To be able to cover a wide range of input signals a variable gain amplifier (VGA) is added with 3 gain settings (1x, 9.5x, and 18x). The gain of the VGA can be set via register 0x0A, AFE\_GAIN. The maximum input voltage of the VGA is 1.5 V. Some of the internal voltage are too large though to be handled by the VGA and are divided down first.




图 20. Measurement System Schematic

The multiplexer (MUX) connects to a wide range of nodes. Selection of the MUX input can be done via register 0X0A, AFE\_SEL. Signals that can be selected:

- System input voltage, SYSPWR
- LED anode cathode voltage, ILLUM\_A\_FB
- LED cathode voltage, CHx\_SWITCH
- V\_R<sub>LIM</sub> to measure LED current



Internal reference, VREF 1V2

- Die Temperature represented by voltage VOTS
- EEPROM programming voltage, VPROG1,2/12
- LABB sensor, V\_LABB
- External sense pins, ACMPR\_IN\_1,2,3

The system input voltage SYSPWR can be measured by selecting the SYSPWR/xx input of the MUX. Before the system input voltage is supplied to the MUX the voltage needs to be divided. This is because the variable gain amplifier (VGA) can handle voltages up-to 1.5 V whereas the system voltage can be as high as 20 V. The division is done internally in the DLPA3005. The division factor selection (VIN division factor) is combined with the auto LED turn off functionality of the illumination driver and can be set via register 0x18, ILLUM\_LED\_AUTO\_OFF\_SEL.

The LED voltages can be monitored by measuring both the common anode of the LEDs as well as the cathode of each LED individually. The LED anode voltage ( $V_{LED}$ ) is measured by sensing the feedback pin of the illumination driver (ILLUM\_A\_FB). Likewise the SYSPWR, the LED anode voltage needs to be divided before feeding it to the MUX. The division factor is combined with the over-voltage fault level of the illumination driver and can be set via register 0x19, VLED\_OVP\_VLED\_RATIO. The cathode voltages CH1,2,3\_SWITCH are fed directly to the MUX without division factor.

The LED current can be determined knowing the value of sense resistor R<sub>LIM</sub> and the voltage across the resistor. The voltage at the top-side of the sense resistor can be measured via selecting MUX-input RLIM\_K1. The bottom-side of the resistor is connected to GND.

VOTS is connected to an on-chip temperature sensor. The voltage is a measure for the chip's junction temperature: Temperature ( $^{\circ}$ C) = 300 × VOTS (V) - 270

For storage of trim bits, but also for the USER EEPROM bytes (0x30 to 0x35), the DLPA3005 has two EEPROM blocks. The programming voltage of EEPROM block 1 and 2 can be measured via MUX input VPROG1/12 and VPROGR2/12 respectively. The EEPROM programming voltage is divided by 12 before it is supplied to the MUX to prevent a too large voltage on the MUX input. The EEPROM programming voltage is ~12 V.

LABB is a feature that stands for Local Area Brightness Boost. LABB locally increases the brightness while maintaining good contrast and saturation. The sensor needed for this feature should be connected to pin ACMPR\_IN\_LABB. The light sensor signal is sampled and held such that it can be read independently of the sensor timing. To use this feature it should be ensured that:

- The AFE block is enabled (0x0A, AFE EN = 1)
- The LABB input is selected (0x0A, AFE\_SEL<3:0>=3h)
- The AFE gain is set appropriately to have AFE\_Gain x VLABB < 1.5 V (0x0A, AFE\_GAIN<1:0>)

Sampling of the signal can be done via one of the following methods:

- 1. Writing to register 0x0B by specifying the sample time window (TSAMPLE\_SEL) and set bit SAMPLE\_LABB=1 to start sampling. The SAMPLE\_LABB bit in register 0x0B is automatically reset to 0 at the end of the sample period to be ready for a next sample request.
- 2. Use the input ACMPR\_LABB\_SAMPLE-pin as a sample signal. As long as this signal is high the signal on ACMPR\_IN\_LABB is tracked. Once the ACMP\_LABB\_SAMPLE is set low again the value at that moment will be held.

ACMPR\_IN\_1,2,3 can measure external signals from for instance a light sensor or a temperature sensor. It should be ensured that the voltage on the input doesn't exceed 1.5 V.

#### 7.4 Device Functional Modes

#### 表 4. Modes of Operation

MODE	DESCRIPTION
OFF	This is the lowest-power mode of operation. All power functions are turned off, registers are reset to their default values, and the IC does not respond to SPI commands. RESET_Z pin is pulled low. The IC will enter OFF mode whenever the PROJ_ON pin is low.

# **ISTRUMENTS**

## Device Functional Modes (接下页)

#### 表 4. Modes of Operation (接下页)


MODE	DESCRIPTION
WAIT	The DMD regulators and LED power (V <sub>LED</sub> ) are turned off, but the IC does respond to the SPI. The device enters WAIT mode whenever PROJ_ON is set high, DMD_EN <sup>(1)</sup> bit is set to 0 or a FAULT is resolved.
STANDBY	The device also enters STANDBY mode when a fault condition is detected <sup>(2)</sup> . (See also section <i>Interrupt</i> ). Once the fault condition is resolved, WAIT mode is entered.
ACTIVE1	The DMD supplies are enabled but LED power (V <sub>LED</sub> ) is disabled. PROJ_ON pin must be high, DMD_EN bit must be set to 1, and ILLUM_EN <sup>(3)</sup> bit is set to 0.
ACTIVE2	DMD supplies and LED power are enabled. PROJ_ON pin must be high and DMD_EN and ILLUM_EN bits must both be set to 1.

- Settings can be done through register 0x01
- Power-good faults, over-voltage, over-temperature shutdown, and undervoltage lockout Settings can be done through register 0x01, bit is named ILLUM\_EN

#### 表 5. Device State as a Function of Control-Pin Status

PROJ_ON Pin	STATE
LOW	OFF
HIGH	WAIT STANDBY ACTIVE1 ACTIVE2 (Device state depends on DMD_EN and ILLUM_EN bits and whether there are any fault conditions.)





- A. || = OR, & = AND
- B. FAULT = Undervoltage on any supply, thermal shutdown, or UVLO detection
- C. UVLO detection, per the diagram, causes the DLPA3005 to go into the standby state. This is not the lowest power state. If lower power is desired, PROJ\_ON should be set low.
- D. DMD\_EN register bit can be reset or set by SPI writes. DMD\_EN defaults to 0 when PROJ\_ON goes from low to high and then the DLPC ASIC software automatically sets it to 1. Also, FAULT = 1 causes the DMD\_EN register bit to be reset.
- E. D\_CORE\_EN is a signal internal to the DLPA3005. This signal turns on the VCORE regulator.

图 21. State Diagram

ZHCSE88 – OCTOBER 2015 www.ti.com.cn


## TEXAS INSTRUMENTS


#### 7.5 Programming

This section discusses the serial protocol interface (SPI) of the DLPA3005 as well as the interrupt handling, device shutdown and register protection.


#### 7.5.1 SPI

The DLPA3005 provides a 4-wire SPI port that supports two SPI clock frequency modes: 0 MHz to 36 MHz and 20 MHz to 40MHz. The clock frequency mode can be set in register 0x17, DIG SPI FAST SEL. The interface supports both read and write operations. The SPI SS Z input serves as the active low chip select for the SPI port. The SPI SS Z input must be forced low for writing to or reading from registers. When SPI SS Z is forced high, the data at the SPI MOSI input is ignored, and the SPI MISO output is forced to a high-impedance state. The SPI MOSI input serves as the serial data input for the port; the SPI MISO output serves as the serial data output. The SPI\_CLK input serves as the serial data clock for both the input and output data. Data at the SPI\_MOSI input is latched on the rising edge of SPI\_CLK, while data is clocked out of the SPI\_MISO output on the falling edge of SPI CLK. 22 illustrates the SPI port protocol. Byte 0 is referred to as the command byte, where the most significant bit is the write/not-read bit. For the W/nR bit, a 1 indicates a write operation, while a 0 indicates a read operation. The remaining seven bits of the command byte are the register address targeted by the write or read operation. The SPI port supports write and read operations for multiple sequential register addresses through the implementation of an auto-increment mode. As shown in \( \mathbb{Z} \) 22, the auto-increment mode is invoked by simply holding the SPI\_SS\_Z input low for multiple data bytes. The register address is automatically incremented after each data byte transferred, starting with the address specified by the command byte. After reaching address 0x7Fh the address pointer jumps back to 0x00h.





#### Programming (接下页)



#### 7.5.2 Interrupt

The DLPA3005 has the capability to flag for several faults in the system, such as overheating, low battery, power good and over voltage faults. If a certain fault condition occurs one or more bits in the interrupt register (0x0C) will be set. The setting of a bit in register 0x0C will trigger an interrupt event, which will pull down the INT\_Z pin. Interrupts can be masked by setting the respective MASK bits in register 0x0D. Setting a MASK bit will prevent that the INT\_Z is pulled low for the particular fault condition. Some high-level faults are composed of multiple low-level faults. The high-level faults can be read in register 0x0C, while the lower-level faults can be read in register 0x027 through 0x2A. An overview of the faults and how they are related is given in  $\frac{1}{2}$  6.

#### 表 6. Interrupt Registers

HIGH-LEVEL	MID-LEVEL	LOW-LEVEL
		DMD_PG_FAULT
		BUCK_DMD1_PG_FAULT
		BUCK_DMD1_OV_FAULT
		BUCK_DMD2_PG_FAULT
	DMD_FAULT	BUCK_DMD2_OV_FAULT
		LDO_GP1_PG_FAULT / LDO_DMD1_PG_FAULT
		LDO_GP1_OV_FAULT / LDO_DMD1_OV_FAULT
SUPPLY_FAULT		LDO_GP2_PG_FAULT / LDO_DMD2_PG_FAULT
		LDO_GP2_OV_FAULT / LDO_DMD2_OV_FAULT
	BUCK_GP1_PG_FAULT	
	BUCK_GP1_OV_FAULT	
	BUCK_GP2_PG_FAULT	
	BUCK_GP2_OV_FAULT	
	BUCK_GP3_PG_FAULT	
	BUCK_GP3_OV_FAULT	

#### Programming (接下页)

#### 表 6. Interrupt Registers (接下页)

HIGH-LEVEL	MID-LEVEL	LOW-LEVEL
	ILLUM_BC1_PG_FAULT	
HIIIM FALIT	ILLUM_BC1_OV_FAULT	
ILLUM_FAULT	ILLUM_BC2_PG_FAULT	
	ILLUM_BC2_OV_FAULT	
PROJ_ON_INT		
BAT_LOW_SHUT		
BAT_LOW_WARN		
TS_SHUT		
TS_WARN		

#### 7.5.3 Fast-Shutdown in Case of Fault

The DLPA3005 has 2 shutdown-down modes: a normal shutdown initiated after pulling PROJ\_ON level low and a fast power-down mode. The fast power down feature can be enabled/disabled via register 0x01, FAST\_SHUTDOWN\_EN. By default the mode is enabled.

When the fast power-down feature is enabled, a fast shutdown is initiated for specific faults. This shutdown happens autonomously from the DLPC. The DLPA3005 enters the fast-shutdown mode only for specific faults, thus not for all the faults flagged by the DLPA3005. The faults for which the DLPA3005 goes into fast-shutdown are listed in  $\frac{1}{8}$  7.

表	7.	Fault	ts th	nat 7	Trigger	а	Fast-S	Shutd	own

HIGH-LEVEL	LOW-LEVEL
BAT_LOW_SHUT	
TS_SHUT	
	DMD_PG_FAULT
	BUCK_DMD1_PG_FAULT
	BUCK_DMD1_OV_FAULT
	BUCK_DMD2_PG_FAULT
DMD_FAULT	BUCK_DMD2_OV_FAULT
	LDO_GP1_PG_FAULT / LDO_DMD1_PG_FAULT
	LDO_GP1_OV_FAULT / LDO_DMD1_OV_FAULT
	LDO_GP2_PG_FAULT / LDO_DMD2_PG_FAULT
	LDO_GP2_OV_FAULT / LDO_DMD2_OV_FAULT
ILLUM_FAULT	ILLUM_BC1_OV_FAULT
ILLUIVI_I AOL I	ILLUM_BC2_OV_FAULT

#### 7.5.4 Protected Registers

By default all regular USER registers are writable, except for the READ ONLY registers. Registers can be protected though to prevent accidental write operations. By enabling the protecting, only USER registers 0x02 through 0x09 are writable. Protection can be enabled/ disabled via register 0x2F, PROTECT\_USER\_REG.

#### 7.5.5 Writing to EEPROM

The DLPA3005 has an EEPROM mainly intended for default settings and factory trimming parameters. Registers 0x30 through 0x35 can freely be used for customer convenience though, to write a serial number or version information for instance. Writing to EEPROM requires a couple of steps. First the EEPROM needs to be unlocked. Unlock the EEPROM by writing 0xBAh to register 0x2E followed by writing 0xBE to the same register. Both writes must be consecutive, that is, there must be no other read or write operation in between sending



these two bytes. Once the password has been successfully written, register 0x30h through 0x35h are unlocked and can be write accessed using the regular SPI protocol. They remain unlocked until any byte other than 0xBABE is written to PASSWORD register 0x2E or the part is power cycled. To permanently store the written data in EEPROM write a 1 to register 0x2F, EEPROM\_PROGRAM, > 250 ms later followed by writing a 0 to the same register.

To check if the registers are unlocked, read back the PASSWORD register 0x2E. If the data returned is 0x00h, the registers are locked. If the PASSWORD register returns 0x01h, the registers are unlocked.

### 7.6 Register Maps

Register Address, Default, R/W, Register name. **Boldface** settings are the hardwired defaults.

表 8. Register Map

NAME	BITS	DESCRIPTION				
0x00, E3, R/W, Chip Identification						
CHIPID	[7:4]	Chip identification number: E (hex)				
REVID	[3:0]	Revision number, 3 (he	ex)			
0x01, 82, R/W, Enable Register						
FAST_SHUTDOWN_EN	[7]	0: Fast shutdown disable 1: Fast shutdown ena				
CW_EN	[6]	0: Color wheel circuitry 1: Color wheel circuitry				
BUCK_GP3_EN	[5]	0: General purpose b 1: Generale purpose b				
BUCK_GP2_EN	[4]	0: General purpose but 1: General purpose but				
BUCK_GP1_EN	[3]	0: General purpose but 1: General purpose but				
ILLUM_LED_AUTO_OFF_EN	[2]	0: Illum_led_auto_off 1: Illum_led_auto_off_e				
ILLUM_EN	[1]	0: Illum regulators disa 1: Illum regulators en				
DMD_EN	[0]	0: DMD regulators disabled 1: DMD regulators enabled				
0x02, 70, R/W, IREG Switch Contro	ol					
	[7]	Reserved, values don't	t care			
		Rlim voltage top-side (	mV). Illum current limit	= Rlim voltage / Rlim		
		0000: 17	1000: 73			
		0001: 20	1001: 88			
		0010: 23	1010: 102			
ILLUM_ILIM	[6:3]	0011: 25	1011: 117			
		0100: 29	1100: 133			
		0101: 37	1101: 154			
		0110: 44	1110: 176			
		0111: 59	1111: 197			
ILLUM_SW_ILIM_EN [2:0]		Bit2: CH3, MOSFET R transient current limit (0:disabled, 1:enabled) Bit1: CH2, MOSFET Q transient current limit (0:disabled, 1:enabled) Bit0: CH1, MOSFET P transient current limit (0:disabled, 1:enabled)				
0x03, 00, R/W, SW1_IDAC(1)						
	[7:2]	Reserved, values don't care				
SW1_IDAC<9:8>	[1:0]	Led current of CH1(A) = ((Bit value + 1)/1024) × (150 mV / Rlim), Most significant bits of 10 bits register (register 0x03 and 0x04).  00 0000 0000 [OFF]  00 0011 0011 [(52/1024) × (150mV/Rlim)], Minimum code.				
		11 1111 1111 [150mV	/Rlim]			



NAME	BITS	DESCRIPTION
0x04, 00, R/W, SW1_IDAC(2)	Bito	DECORN HON
SW1_IDAC<7:0>	[7:0]	Led current of CH1(A) = ((Bit value + 1)/1024) × (150 mV / Rlim), Least significant bits of 10 bits register (register 0x03 and 0x04).  00 0000 0000 [OFF]  00 0011 0011 [(52/1024) × (150mV/Rlim)], Minimum code  11 1111 1111 [150mV/Rlim]
0x05, 00, R/W, SW2_IDAC(1)		TTTTTTTT [TOOMWAXIIII]
0X00, 00, 1011, 0112_IDAG(1)	[7:2]	Reserved, value don't care.
SW2_IDAC<9:8>	[1:0]	Led current of CH2(A) = ((Bit value + 1)/1024) × (150 mV / Rlim), Most significant bits of 10 bits register (register 0x05 and 0x06).  00 0000 0000 [OFF]  00 0011 0011 [(52/1024) × (150mV/Rlim)], Minimum code  11 1111 1111 [150mV/Rlim]
0x06, 00, R/W, SW2_IDAC(2)		
SW2_IDAC<7:0>	[7:0]	Led current of CH2(A) = ((Bit value + 1)/1024) × (150 mV / Rlim), Least significant bits of 10 bits register (register 0x05 and 0x06).  00 0000 0000 [OFF] 00 0011 0011 [(52/1024) × (150mV/Rlim)], Minimum code 11 1111 1111 [150mV/Rlim]
0x07, 00, R/W, SW3_IDAC(1)		The tree tree tree tree tree tree tree tr
[7		Reserved, value don't care.  Led current of CH3(A) = ((Bit value + 1)/1024) × (150 mV / Rlim), Most significant bits of 10 bits register (register 0x07 and 0x08).  00 0000 0000 [OFF]
SW3_IDAC<9:8>	[1:0]	00 0011 0011 [(52/1024) × (150mV/Rlim)], Minimum code.  11 1111 1111 [150mV/Rlim]
0x08, 00, R/W, SW3_IDAC(2)	1	
SW3_IDAC<7:0>	[7:0]	Led current of CH3(A) = ((Bit value + 1)/1024) × (150 mV / Rlim), Least significant bits of 10 bits register (register 0x07 and 0x08).  00 0000 0000 [OFF]  00 0011 0011 [(52/1024) × (150mV/Rlim)], Minimum code.
0x09, 00, R/W, Switch ON/OFF Con	tual	11 1111 1111 [150mV/Rlim]
SW3	[7]	Only used if DIRECT MODE is enabled (see register 0x2F)  0: SW3 disabled  1: SW3 enabled
SW2	[6]	Only used if DIRECT MODE is enabled (see register 0x2F)  0: SW2 disabled  1: SW2 enabled
SW1	[5]	Only used if DIRECT MODE is enabled (see register 0x2F)  0: SW1 disabled  1: SW1 enabled
	[4:0]	Reserved, value don't care.
0x0A, 00, R/W, Analog Front End (	1)	
AFE_EN	[7]	0: Analog front end disabled 1: Analog front end enabled
AFE_CAL_DIS	[6]	0: Calibrated 18x AFE_VGA 1: Uncalibrated 18x AFE_VGA
AFE_GAIN	[5:4]	Gain analog front end gain  00: Off  01: 1x  10: 9.5x  11: 18x

## Register Maps (接下页)

NAME	NAME BITS DESCRIPTION						
AFE_SEL	[3:0]	Selected analog multiplexer input  0000: ILLUM_A_FB/xx, where xx is controlled by VLED_OVP_VLED_RATIO <4:0> (reg0x19)  0001: ILLUM_B_FB/xx, where xx is controlled by VLED_OVP_VLED_RATIO <4:0> (reg0x19)  0010: VIN/xx, where xx is controlled by ILLUM_LED_AUTO_OFF_SEL <3:0> (reg0x18)  0011: V_LABB  0100: RLIM_K1  0101: RLIM_K2  0110: CH1_SWITCH 0111: CH2_SWITCH 1000: CH3_SWITCH 1000: VREF_1V2  1010: VOTS (Main temperature sense block output voltage)  1011: VPROG1/12 (EEPROM block1 programming voltage divided by 12)  1101: ACMPR_IN_1  1110: ACMPR_IN_2  1111: ACMPR_IN_2					
0x0B, 00, R/W, Analog Front End (	2)						
TSAMPLE_SEL	[7:6]	Samples time LABB Se <b>00: 7</b> 01: 14 10: 21 11: 28	ensor (μs)				
SAMPLE_LABB	[5]	0: LABB SAMPLING	disabled PLING (auto reset to 0 at	fter TSAMDLE SEL time	a)		
		OVP_VIN Division fact	,	THE TOAINI LE_OLL IIII	<del>5</del> ).		
	[4:0]	00000: 3.33	01000: 6.10	10000: 9.16	11000: 12.51		
		00001: 4.98	01001: 6.23	10001: 9.60	11001: 12.94		
		00010: 5.23	01010: 6.67	10010: 9.99	11010: 13.31		
VLED_OVP_VIN_RATIO		00011: 5.32	01011: 7.11	10011: 10.41	11011: 13.70		
		00100: 5.42	01100: 7.50	10100: 10.88	11100: 14.11		
		00101: 5.52	01101: 7.96	10101: 11.26	11101: 14.56		
		00110: 5.62	01110: 8.34	10110: 11.67	11110: 15.04		
		00111: 5.85	01111: 8.77	10111: 12.11	11111: 15.41		
0x0C, 00, R, Main Status Register							
SUPPLY_FAULT	[7]	0: No PG or OV failure 1: PG failures for a LV	es for any of the LV Su	ıpplies			
		0: ILLUM_FAULT = LO	• • • • • • • • • • • • • • • • • • • •				
ILLUM_FAULT	[6]	1: ILLUM_FAULT = HI					
PROJ_ON_INT	[5]	0: PROJ_ON = HIGH 1: PROJ_ON = LOW					
DMD_FAULT	[4]	0: DMD_FAULT = LOV 1: DMD_FAULT = HIG					
BAT_LOW_SHUT	[3]	0: VIN > UVLO_SEL<4:0> 1: VIN < UVLO_SEL<4:0>					
BAT_LOW_WARN	[2]	0: VIN > LOWBATT_SEL<4:0> 1: VIN < LOWBATT_SEL<4:0>					
TS_SHUT	[1]	0: Chip temperature < 132.5°C and no violation in V5V0 1: Chip temperature > 156.5°C, or violation in V5V0					
TS_WARN	[0]	0: Chip temperature < 121.4°C 1: Chip temperature > 123.4°C					
0x0D, F5, Interrupt Mask Register	0x0D, F5, Interrupt Mask Register						
SUPPLY_FAULT_MASK	[7]	0: Not masked for SUPPLY_FAULT interrupt  1: Masked for SUPPLY_FAULT interrupt					



NAME	BITS	DESCRIPTION				
ILLUM_FAULT_MASK	[6]	0: Not masked for ILLU 1: Masked for ILLUM_				
PROJ_ON_INT_MASK	[5]	0: Not masked for PROJ_ON_INT interrupt  1: Masked for PROJ_ON_INT interrupt				
DMD_FAULT_MASK	[4]		0: Not masked for DMD_FAULT interrupt  1: Masked for DMD_FAULT interrupt			
BAT_LOW_SHUT_MASK	[3]	0: Not masked for BA 1: Masked for BAT_LC	T_LOW_SHUT interrup W_SHUT interrupt	pt		
BAT_LOW_WARN_MASK	[2]	0: Not masked for BAT 1: Masked for BAT_L	_LOW_WARN interrupt OW_WARN interrupt			
TS_SHUT_MASK	[1]	0: Not masked for TS 1: Masked for TS_SHU				
TS_WARN_MASK	[0]	0: Not masked for TS_ 1: Masked for TS_WA	WARN interrupt ARN interrupt			
0x0E, 00, R/W, Break-Before-Make	Delay					
BBM_DELAY	[7:0]	0000 0000: 0 0000 0001: 333 0000 0010: 444 0000 0011: 555  1111 1101: 28305	ay register (ns), step siz	ze is 111 ns		
		1111 1110: 28416 1111 1111: 28527				
0x0F, 07, R/W, Fast Shutdown Tim	ing	I	l			
		VOFS/RESETZ_DEL AY (µs)				
		0000: 4.000 – 4.445	1000: 6.230 – 7.120			
		0001: 8.010 – 8.900	1001: 12.46 – 14.24			
		0010: 16.02 – 17.80	1010: 24.89 – 28.44			
VOFS/RESETZ_DELAY	[7:4]	0011: 32.00 – 35.55	1011: 49.77 – 56.88			
		0100: 63.99 – 71.10	1100: 99.5 – 113.8			
		0101: 128.0 – 142.2	1101: 199.1 – 227.6			
		0110: 256.0 – 284.5	1110: 398.3 – 455.2			
		0111: 512.1 – 569.0	1111: 1024.2 – 1138.0			
		VBIAS/VRST_DELAY (μs)				
		0000: 4.000 – 4.445	1000: 6.230 – 7.120			
		0001: 8.010 – 8.900	1001: 12.46 – 14.24			
		0010: 16.02 – 17.80	1010: 24.89 – 28.44			
VBIAS/VRST_DELAY	[3:0]	0011: 32.00 – 35.55	1011: 49.77 – 56.88			
		0100: 63.99 – 71.10	1100: 99.5 – 113.8			
		0101: 128.0 – 142.2	1101: 199.1 – 227.6			
		0110: 256.0 – 284.5	1110: 398.3 – 455.2			
		0111: 512.1 – 569.0	1111: 1024.2 – 1138.0			
0x10, C0, R/W, VOFS State Duration	n					



NAME	BITS	DESCRIPTION				
VOFS_STATE_DURATION	[7:5]	Duration of VOFS state (ms) 000: 1 001: 5 010: 10 011: 20 100: 40 101: 80 110: 160 111: 320				
		Low Battery level Sele	ection			
		00000: 3.93	01000: 7.27	10000: 10.94	11000: 14.96	
		00001: 5.92	01001: 7.43	10001: 11.46	11001: 15.47	
		00010: 6.21	01010: 7.95	10010: 11.92	11010: 15.91	
LOWBATT_SEL	[4:0]	00011: 6.32	01011: 8.46	10011: 12.42	11011: 16.37	
		00100: 6.43	01100: 8.93	10100: 12.97	11100: 16.87	
		00101: 6.55	01101: 9.47	10101: 13.42	11101: 17.40	
		00110: 6.67	01110: 9.92	10110: 13.91	11110: 17.96	
		00111: 6.93	01111: 10.42	10111: 14.43	11111: 18.41	
0x11, 00, R/W, VBIAS State Duration	on		,			
Duration of VBIAS state (ms)  000: bypass  001: 5  010: 10  011: 20  100: 40  101: 80  110: 160  111: 320						
		Under Voltage Lockout level Selection				
		00000: 3.93	01000: 7.27	10000: 10.94	11000: 14.96	
		00001: 5.92	01001: 7.43	10001: 11.46	11001: 15.47	
		00010: 6.21	01010: 7.95	10010: 11.92	11010: 15.91	
UVLO_SEL	[4:0]	00011: 6.32	01011: 8.46	10011: 12.42	11011: 16.37	
		00100: 6.43	01100: 8.93	10100: 12.97	11100: 16.87	
		00101: 6.55	01101: 9.47	10101: 13.42	11101: 17.40	
		00110: 6.67	01110: 9.92	10110: 13.91	11110: 17.96	
		00111: 6.93	01111: 10.42	10111: 14.43	11111: 18.41	
0x13, 00, R/W, GP1 Buck Converte	r Voltag	e Selection				
BUCK_GP1_TRIM	[7:0]	General purpose1 buck output voltage = 1+ bit value * 15.69 (stepsize = 15.69 mV) 00000000 1 V				
		111111111 5 V				



BITS	DESCRIPTION					
r voltag	e Selection					
[7:0]	General purpose2 buck output voltage = 1+ bit value * 15.69 (stepsize = 15.69 mV)  00000000 1 V					
r Valtan	111111111 5 V					
r voitag						
[7:0]	General purpose3 driver output voltage = 1+ bit value * 15.69 (stepsize = 15.69 mV)  00000000 1 V					
	111111111 5 V					
ı						
[7:5]	Reserved, value don't care.					
Skip Mode: Bit4: Buck_GP3 (0:disabled, 1:enabled) Bit3: Buck_GP1 (0:disabled, 1:enabled) Bit2: Buck_GP2 (0:disabled, 1:enabled) Bit1: Buck_DMD1 (0:disabled, 1:enabled) Bit0: Buck_DMD2 (0:disabled, 1:enabled)						
Selectio	n Register					
[7]	0: SPI Clock from 0 to 36 MHz 1: SPI Clock from 20 to 40 MHz					
[6]	Reserved, value don't care.					
[5]	0: Current limiting disabled (External FETs mode) 1: Current limiting enabled (External FETs mode)					
[4]						
[3]	Illum Configuration: most significant bit is ILLUM_EXT_SWITCH_CAP<6> (Reg0x26). Other					
[2]	4 bits are <3:0> of this register. "x" is don't care. x xx00: Off x x110: 2 x 3 A Internal FETs					
[1]	x 0010: 1 x 6 A Internal FETs					
[0]	x 1010: 1 x 3 A Internal FETs 0 xx0x: Off 0 x11x: 2 x 3 A Internal FETs 0 001x: 1 x 6 A Internal FETs 0 101x: 1 x 3 A Internal FETs 0 xxx1: External FETs					
0x18, 00, R/W, OLV -ILLUM_LED_AUTO_OFF_SEL						
[7:4]	Illum openloop voltage (V) = 3 + bit value * 1 (stepsize = 1 V)  0000: 3 V  0001: 4 V   1110: 17 V  1111: 18 V					
	(7:0)     (7:0)     (7:5)     (4:0)     (6)     (6)     (1)   (1					

## Register Maps (接下页)

NAME	BITS		DESC	RIPTION			
		Bit value	Led Auto Off Level (V)	VIN division factor			
		0000	3.93	3.33			
		0001	5.92	4.98			
		0010	6.21	5.23			
		0011	6.32	5.32			
		0100	6.43	5.42			
		0101	6.55	5.52			
		0110	6.67	5.62			
ILLUM_LED_AUTO_OFF_SEL	[3:0]	0111	6.93	5.85			
		1000	7.27	6.10			
		1001	7.95	6.67			
		1010	8.93	7.50			
		1011	9.92	8.34			
		1100	10.94	9.16			
		1101	11.92	9.99			
		1110	12.97	10.88			
		1111	13.91	11.67			
0x19, 1F, R/W, Illumination Buck C	onverte	r Overvoltage Fault Le	evel				
Reserved	[7:5]						
		Bit value / OVP VLED Division factor					
		00000: 3.33	01000: 6.10	10000: 9.16	11000: 12.51		
		00001: 4.98	01001: 6.23	10001: 9.60	11001: 12.94		
		00010: 5.23	01010: 6.67	10010: 9.99	11010: 13.31		
VLED_OVP_VLED_RATIO	[4:0]	00011: 5.32	01011: 7.11	10011: 10.41	11011: 13.70		
		00100: 5.42	01100: 7.50	10100: 10.88	11100: 14.11		
		00101: 5.52	01101: 7.96	10101: 11.26	11101: 14.56		
		00110: 5.62	01110: 8.34	10110: 11.67	11110: 15.04		
		00111: 5.85	01111: 8.77	10111: 12.11	11111: 15.41		
0x1B, 00, R/W, Color Wheel PWM	Voltage(	1)					
CW_PWM <7:0>	[7:0]	Least significant 8 bits voltage (V), step size : 0x0000 0 V	of 16 bits register (regi = 76.294 µV	ster 0x1B and 0x1C) Av	erage color wheel PWM		
		0xFFFF 5 V					



NAME	BITS	DESCRIPTION				
0x1C, 00, R/W, Color Wheel PWM \	/oltage(	2)				
CW_PWM <15:8>	[7:0]	Most significant 8 bits of 16 bits register (register 0x1B and 0x1C) Average color wheel PWM roltage (V), step size = 76.294 μV 0x0000 0 V				
		0xFFFF 5 V				
0x25, 00, R/W, ILLUM BUCK CONV	ERTER	BANDWIDTH SELECTION				
reserved	[7:4]					
		ILED CONTROL LOOP BANDWIDTH INCREASE (dB)				
		00: 0				
ILLUM_BW_BC1	[3,2]	01: 1.9				
		10: 4.7				
		11: 9.3				
		ILED CONTROL LOOP BANDWIDTH INCREASE (dB)				
		00: 0				
ILLUM_BW_BC2	[1,0]	01: 1.9				
		10: 4.7				
		11: 9.3				
0x26, DF, R, Capability register	T					
LED_AUTO_TURN_OFF_CAP	[7]	0: LED_AUTO_TURN_OFF_CAP disabled 1: LED_AUTO_TURN_OFF_CAP enabled				
ILLUM_EXT_SWITCH_CAP	[6]	O: No external switch control capability     External switch control capability included				
CW_CAP	[5]	0: No color wheel capability 1: Color wheel capability included				
DMD type	[4]	0: VSP 1: TRP				
DMD_LDO1_USE	[3]	0: LDO1 not used for DMD, voltage set by user register 1: LDO1 used for DMD, voltage set by EEPROM				
DMD_LDO2 _USE	[2]	0: LDO2 not used for DMD, voltage set by user register 1: LDO2 used for DMD, voltage set by EEPROM				
DMD_BUCK1 _USE	[1]	0: DMD Buck1 disabled 1: DMD Buck1 used				
DMD_BUCK2 _USE	[0]	0: DMD Buck2 disabled 1: DMD Buck2 used				
0x27, 00, R, Detailed status registe	r1 (Pow	rer good failures for general purpose and illumination blocks)				
BUCK_GP3_PG_FAULT	[7]	0: No fault 1: Focus motor buck power good failure. Does not initiate a fast shutdown.				
BUCK_GP1_PG_FAULT	[6]	0: No fault 1: General purpose buck1 power good failure. Does not initiate a fast shutdown.				
BUCK_GP2_PG_FAULT	[5]	0: No fault 1: General purpose buck2 power good failure. Does not initiate a fast shutdown.				
Reserved	[4]					
ILLUM_BC1_PG_FAULT	[3]	0: No fault 1: Illum buck converter1 power good failure. Does not initiate a fast shutdown.				
ILLUM_BC2_PG_FAULT	[2]	0: No fault 1: Illum buck converter2 power good failure. Does not initiate a fast shutdown.				
	[1]	Reserved, value always 0				
	[0]	Reserved, value always 0				
0x28, 00, R, Detailed status registe	r2 (Ove	rvoltage failures for general purpose and illum blocks)				
BUCK_GP3_OV_FAULT	[7]	0: No fault 1: Focus motor buck overvoltage failure. Does not initiate a fast shutdown.				

## Register Maps (接下页)

NAME	BITS	DESCRIPTION					
BUCK_GP1_OV_FAULT	[6]	0: No fault 1: General purpose buck1 overvoltage failure. Does not initiate a fast shutdown.					
BUCK_GP2_OV_FAULT	[5]	0: No fault 1: General purpose buck2 overvoltage failure. Does not initiate a fast shutdown.					
	[4]	Reserved, value always 0					
ILLUM_BC1_OV_FAULT	[3]	0: No fault 1: Illum buck converter1 overvoltage failure. Does not initiate a fast shutdown.					
ILLUM_BC2_OV_FAULT	[2]	0: No fault 1: Illum buck converter2 overvoltage failure. Does not initiate a fast shutdown.					
	[1]	Reserved, value always 0					
	[0]	Reserved, value always 0					
0x29, 00, R, Detailed status registe	er3 (Pow	er good failure for DMD related blocks)					
	[7]	Reserved, value always 0					
DMD_PG_FAULT	[6]	0: No fault 1: VBIAS, VOFS and/or VRST power good failure. Initiates a fast shutdown.					
BUCK_DMD1_PG_FAULT	[5]	0: No fault 1: Buck1 (used to create DMD voltages) power good failure. Initiates a fast shutdown.					
BUCK_DMD2_PG_FAULT	[4]	0: No fault 1: Buck2 (used to create DMD voltages) power good failure. Initiates a fast shutdown.					
	[3]	Reserved, value always 0					
	[2]	Reserved, value always 0					
LDO_GP1_PG_FAULT / LDO_DMD1_PG_FAULT	[1]	0: No fault 1: LDO1 (used as general purpose or DMD specific LDO) power good failure. Initiates a fast shutdown.					
LDO_GP2_PG_FAULT / LDO_DMD2_PG_FAULT	[0]	0: No fault 1: LDO2 (used as general purpose or DMD specific LDO) power good failure. Initiates a fast shutdown.					



NAME	BITS		DESCR	IPTION					
0x2A, 00, R, Detailed status registe	r4 (Ove	rvoltage failures for DMD related blocks and Color Wheel)							
	[7]	Reserved, value alwa	ys 0						
	[6]	Reserved, value alwa	ys 0						
BUCK_DMD1_OV_FAULT	[5]	0: No fault 1: Buck1 (used to crea	0: No fault 1: Buck1 (used to create DMD voltage) overvoltage failure						
BUCK_DMD2_OV_FAULT	[4]	0: No fault 1: Buck2 (used to created)	0: No fault 1: Buck2 (used to create DMD voltage) overvoltage failure						
	[3]	Reserved, value always 0							
	[2]	Reserved, value alwa	ys 0						
LDO_GP1_OV_FAULT / LDO_DMD1_OV_FAULT	[1]	0: No fault 1: LDO1 (used as general)	eral purpose or DMD spe	ecific LDO) overvoltage	failure				
LDO_GP2_OV_FAULT / LDO_DMD2_OV_FAULT	[0]	0: No fault 1: LDO2 (used as general)	eral purpose or DMD spe	ecific LDO) overvoltage	failure				
0x2B, 00, R, Chip ID extension									
CHIP_ID_EXTENTION	[7:0]	ID extension to disting	uish between various co	nfiguration options.					
0x2C, 00, R/W, ILLUM_LED_AUTO_	_TURN_	OFF_DELAY SETTING	s						
Reserved	[7:4]	TBD							
		ILLUM_LED_AUTO_T	URN_OFF_DELAY (µse	c)					
		0000: 4.000-4.445	0100: 63.99-71.10	1000: 6.230-7.120	1100: 99.5-113.8				
ILLUM_LED_AUTO_TURN_OFF_D   ELAY	[3:0]	0001: 8.010-8.900	0101: 128.0-142.2	1001: 12.46-14.24	1101: 199.1-227.6				
		0010: 16.02-17.80	0110: 256.0-284.5	1010: 24.89-28.44	1110: 398.3-455.2				
		0011: 32.00-35.55	0111: 512.1-569.0	1011: 49.77-56.88	1111: 1024.2-1138.0				
0x2E, 00, R/W, User Password									
USER PASSWORD (0xBABE)	[7:0]	Write Consecutively 0x	BA and 0xBE to unlock.						
0x2F, 00, R/W, User Protection Reg	jister								
	[7:3]	Reserved, value don't	care.						
EEPROM_PROGRAM	[2]	0: EEPROM program 1: Shadow register val	ming disabled ues programmed to EEF	PROM					
DIRECT_MODE	[1]	0: Direct mode disable 1: Direct mode enable	led d (register 0x09 to contro	ol switched)					
PROTECT_USER_REG	[0]		registers are WRITABI ers 0x02, 0x03, 0x04, 0x0						
0x30, 00, R/W, User EEPROM Register									
USER_REGISTER1	[7:0]	User EEPROM Registe	er1						
0x31, 00, R/W, User EEPROM Regis	ster								
USER_REGISTER2	[7:0]	User EEPROM Registe	er2						
0x32, 00, R/W, User EEPROM Regis	ster								
USER_REGISTER3	[7:0]	User EEPROM Registe	er3						
0x33, 00, R/W, User EEPROM Regis	ster								
USER_REGISTER4	[7:0]	User EEPROM Registe	er4						
0x34, 00, R/W, User EEPROM Regis	ster								
USER_REGISTER5	[7:0]	User EEPROM Register5							
0x35, 00, R/W, User EEPROM Regis	ster								
USER_REGISTER6	[7:0]	User EEPROM Registe	er6						

ZHCSE88 – OCTOBER 2015 www.ti.com.cn



#### 8 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 8.1 Application Information

In display applications, using the DLPA3005 provides all needed analog functions including all analog power supplies and the RGB LED driver (up to 16A per LED) to provide a robust and efficient display solution. Each DLP application is derived primarily from the optical architecture of the system and the format of the data coming into the DLPC3439 DLP controller chips.

#### 8.2 Typical Application

A common application when using DLPA3005 is to use it with a 0.47 1080 DMD (DLP4710) and two DLPC3439 controllers for creating a small, ultra-portable projector. The DLPC3439s in the projector typically receive images from a PC or video player using HDMI or VGA analog as shown in 224. Card readers and Wi-Fi can also be used to receive images if the appropriate peripheral chips are added. The DLPA3005 provides power supply sequencing and control of the RGB LED currents as required by the application.




图 24. Typical Setup Using DLPA3005

#### 8.2.1 Design Requirements

An ultra-portable projector can be created by using a DLP chip set comprised of a 0.47 1080 DMD (DLP4710), two DLPC3439s controllers, and the DLPA3005 PMIC/LED Driver. The two DLPC3439s do the digital image processing, the DLPA3005 provides the needed analog functions for the projector, and DMD is the display device for producing the projected image. In addition to the three DLP chips in the chip set, other chips may be needed. At a minimum a Flash part is needed to store the software and firmware to control the two DLPC3439s. The illumination light that is applied to the DMD is typically from red, green, and blue LEDs. These are often contained in three separate packages, but sometimes more than one color of LED die may be in the same package to reduce the overall size of the projector. Power FETs are needed external to the DLPA3005 so that high LED currents can be supported. For connecting the two DLPC3439s to the front end chip for receiving images the parallel interface is typically used. While using the parallel interface, I<sup>2</sup>C should be connected to the front end chip for inputting commands to the two DLPC3439s.

## Typical Application (接下页)

The DLPA3005 has five built-in buck switching regulators to serve as projector system power supplies. Two of the regulators are fixed to 1.1 V and 1.8 V for powering the DLP chip set. The remaining three buck regulators are available for general purpose use and their voltages are programmable. These three regulators can be used to drive variable-speed fans or to power other projector chips such as the front-end chip. The only power supply needed at the DLPA3005 input is SYSPWR from an external DC power supply or internal battery. The entire projector can be turned on and off by using a single signal called PROJ\_ON. When PROJ\_ON is high, the projector turns on and begins displaying images. When PROJ ON is set low, the projector turns off and draws just microamps of current on SYSPWR.

#### 8.2.2 Detailed Design Procedure

To connect the 0.47 1080 DMD (DLP4710), two DLPC3439s and DLPA3005, see the reference design schematic. When a circuit board layout is created from this schematic a very small circuit board is possible. An example small board layout is included in the reference design data base. Layout guidelines should be followed to achieve reliable projector operation. The optical engine that has the LED packages and the DMD mounted to it is typically supplied by an optical OEM who specializes in designing optics for DLP projectors.

The component selection of the buck converter is mainly determined by the output voltage. 表 9 shows the recommended value for inductor L<sub>OUT</sub> and capacitor C<sub>OUT</sub> for a given output voltage.

V <sub>OUT</sub> (V)		L <sub>OUT</sub> (µH)	C <sub>OUT</sub>	(μF)	
	MIN	TYP	MAX	MIN	MAX
1 - 1.5	1.5	2.2	4.7	22	68
1.5 - 3.3	2.2	3.3	4.7	22	68
3.3 - 5	3.3		4.7	22	68

表 9. Recommended Buck Converter Lout and Cout

The inductor peak-to-peak ripple current, peak current and RMS current can be calculated using 公式 8. 公式 9 and 公式 10 respectively. The inductor saturation current rating must be greater than the calculated peak current. Likewise, the RMS or heating current rating of the inductor must be greater than the calculated RMS current. The switching frequency of the buck converter is approximately 600 kHz ( $f_{\text{SWITCH}}$ ).

$$I_{L\_OUT\_RIPPLE\_P-P} = \frac{\frac{V_{OUT}}{V_{IN\_MAX}} \cdot (V_{IN\_MAX} - V_{OUT})}{L_{OUT} \cdot f_{SWITCH}}$$
(8)

$$I_{L\_OUT\_PEAK} = I_{L\_OUT} + \frac{I_{L\_OUT\_RIPPLE\_P-P}}{2}$$
(9)

$$I_{L_{OUT}_{PEAK}} = I_{L_{OUT}} + \frac{I_{L_{OUT}_{RIPPLE_{P-P}}}}{2}$$

$$I_{L_{OUT}_{RMS}} = \sqrt{I_{L_{OUT}_{2}}^{2} + \frac{1}{12} \cdot I_{L_{OUT}_{RIPPLE_{P-P}}^{2}}}$$
(9)

The capacitor value and ESR determines the level of output voltage ripple. The buck converter is intended for use with ceramic or other low ESR capacitors. Recommended values range from 22 to 68 µF. 公式 11 can be used to determine the required RMS current rating for the output capacitor.

$$I_{C_{OUT}(RMS)} = \frac{V_{OUT} \cdot (V_{IN} - V_{OUT})}{\sqrt{12} \cdot V_{IN} \cdot L_{OUT} \cdot f_{SWITCH}}$$
(11)

Two other components need to be selected in the buck converter configuration. The value of the input-capacitor (pin PWRx VIN) should be equal or greater than halve the selected output capacitance C<sub>OUT</sub>. In this case C<sub>IN</sub> 2 x 10 µF is sufficient. The capacitor between PWRx SWITCH and PWRx BOOST is a charge pump capacitor to drive the high side FET. The recommended value is 100 nF.



Since the switching edges of the buck converter are relatively fast, voltage overshoot and ringing can become a problem. To overcome this problem a snubber network is used. The snubber circuit consists of a resistor and capacitor that are connected in series from the switch node to ground. The snubber circuit is used to damp the parasitic inductances and capacitances during the switching transitions. This circuit reduces the ringing voltage and also reduces the number of ringing cycles. The snubber network is formed by RSNx and CSNx. More information on controlling switch-node ringing in synchronous buck converters and configuring the snubber can be found in *Analog Applications Journal*.

#### 8.2.2.1 Component Selection for General-Purpose Buck Converters

The theory of operation of a buck converter is explained in application note, *Understanding Buck Power Stages in Switchmode Power Supplies*, SLVA057. This section is limited to the component selection. For proper operation, selection of the external components is very important, especially the inductor  $L_{OUT}$  and the output capacitor  $C_{OUT}$ . For best efficiency and ripple performance, an inductor and capacitor should be chosen with low equivalent series resistance (ESR).

#### 8.2.3 Application Curve

As the LED currents that are driven time-sequentially through the red, green, and blue LEDs are increased, the brightness of the projector increases. This increase is somewhat non-linear, and the curve for typical white screen lumens changes with LED currents as shown in § 25. For the LED currents shown, it's assumed that the same current amplitude is applied to the red, green, and blue LEDs. The thermal solution used to heatsink the red, green, and blue LEDs can significantly alter the curve shape shown.




图 25. Luminance vs LED Current



### 8.3 System Example With DLPA3005 Internal Block Diagram




图 26. Typical Application:  $V_{IN}$  = 12 V,  $I_{OUT}$  = 16 A, LED, Internal FETs

#### 9 Power Supply Recommendations

The DLPA3005 is designed to operate from a 6 V to 20 V input voltage supply or battery. To avoid insufficient supply current due to line drop, ringing due to trace inductance at the VIN terminals, or supply peak current limitations, additional bulk capacitance may be required. In the case ringing that is caused by the interaction with the ceramic input capacitors, an electrolytic or tantalum type capacitor may be needed for damping.

The amount of bulk capacitance required should be evaluated such that the input voltage can remain in spec long enough for a proper fast shutdown to occur for the VOFFSET, VRESET, and VBIAS supplies. The shutdown begins when the input voltage drops below the programmable UVLO threshold such as when the external power supply or battery supply is suddenly removed from the system.



ZHCSE88 - OCTOBER 2015 www.ti.com.cn

#### 9.1 Power-Up and Power-Down Timing

The power-up and power-down sequence is important to ensure a correct operation of the DLPA3005 and to prevent damage to the DMD. The DLPA3005 controls the correct sequencing of the DMD VRESET, DMD VBIAS, and DMD VOFFSET to ensure a reliable operation of the DMD.

The general startup sequence of the supplies is described earlier in Supply and Monitoring. The power-up sequence of the high voltage DMD lines is especially important in order not to damage the DMD. A too large delta voltage between DMD\_VBIAS and DMD\_VOFFSET could cause the damage and should therefore be prevented.


After PROJ ON is pulled high, the DMD buck converters and LDOs are powered (PWR1-4) the DMD high voltage lines (HV) are sequentially enabled. First DMD\_VOFFSET is enabled. After a VOFS STATE DURATION (register 0x10) DMD VBIAS is enabled. Finally, again after a delay VBIAS\_STATE\_DURATION (register 0x11) DMD\_VRESET is enabled. Now the DLPA3005 is fully powered and ready for starting projection.

For power down there are two sequences, normal power down (图 27) and a fault fast power down used in case a fault occurs (图 28).

In normal power down mode, the power down is initiated after pulling PROJ ON pin low. 25 ms after PROJ ON is pulled low, first DMD\_VBIAS and DMD\_VRESET stop regulating, 10 ms later followed by DMD\_OFFSET. When DMD\_OFFSET stopped regulating, RESET\_Z is pulled low. 1 ms after the DMD\_OFFSET stopped regulating, all three voltages are discharged. Finally, all other supplies are turned off. INT\_Z remains high during the power down sequence since no fault occurred. During power down it is ensured that the HV levels do not violate the DMD specifications on these three lines. For this it is important to select the capacitors such that  $C_{VOFFSET}$  is equal to  $C_{VRESET}$  and  $C_{VBIAS}$  is  $\leq C_{VOFFSET}$ ,  $C_{VBIAS}$ .


The fast power down mode (8 28) is started in case a fault occurs (INT\_Z will be pulled low), for instance due to overheating. The fast power down mode can be enabled/ disabled via register 0x01, FAST\_SHUTDOWN\_EN. By default the mode is enabled. After the fault occurs, regulation of DMD VBIAS and DMD VRESET is stopped. The time (delay) between fault and stop of regulation can be controlled via register 0x0F (VBIAS/VRST\_DELAY). The delay can be selected between 4 µs and ~1.1 ms, where the default is ~540 µs. A defined delay-time after the regulation stopped, all three high voltages lines are discharged and RESET Z is pulled low. The delay can be controlled via register 0x0F (VOFS/VRESETZ\_DELAY). Delay can be selected between 4 µs and ~1.1ms. The default is ~4 µs. Finally the internal DMD EN signal is pulled low.

#### Power-Up and Power-Down Timing (接下页)




Note: Arrows indicate sequence of events automatically controlled by digital state machine. Other events are initiated under SPI control.

图 27. Power Sequence Normal Shutdown Mode



## Power-Up and Power-Down Timing (接下页)



Note: Arrows indicate sequence of events automatically controlled by digital state machine. Other events are initiated under SPI control.

图 28. Power Sequence Fault Fast Shutdown Mode

#### 10 Layout

#### 10.1 Layout Guidelines

For switching power supplies, the layout is an important step in the design, especially when it concerns high peak currents and high switching frequencies. If the layout is not carefully done, the regulator could show stability issues and/or EMI problems. Therefore, it is recommended to use wide and short traces for high current paths and for their return power ground paths. For the DMD HV regulator, the input capacitor, output capacitor, and the inductor should be placed as close as possible to the IC. In order to minimize ground noise coupling between different buck converters it is advised to separate their grounds and connect them together at a central point under the part. For the DMD HV regulator, the recommended value for the capacitors is 1  $\mu$ F for VRST and VOFS, 470 nF for VBIAS. The inductor value is 10  $\mu$ H.

The high currents of the buck converters concentrate around pins VIN, SWITCH and PGND (₹ 29). The voltage at the pins VIN, PGND and FB are DC voltages while the pin SWITCH has a switching voltage between VIN and PGND. In case the FET between pins 52 – 53 is closed the red line indicates the current flow while the blue line indicates the current flow when the FET between pins 53 – 54 is closed.

These paths carry the highest currents and must be kept as short as possible.

For the LDO DMD, it is recommended to use a 1  $\mu$ F/16 V capacitor on the input and a 10  $\mu$ F/6.3 V capacitor on the output of the LDO assuming a battery voltage of 12 V.

For LDO bucks, it is recommended to use a 1  $\mu$ F/16 V capacitor on the input and a 1  $\mu$ F/6.3 V capacitor on the output of the LDO.




图 29. High AC Current Paths in a Buck Converter

The trace to the VIN pin carries high AC currents. Therefore the trace should be low resistive to prevent voltage drop across the trace. Additionally the decoupling capacitors should be placed as close to the VIN pin as possible.

The SWITCH pin is connected alternatingly to the VIN or GND. This means a square wave voltage is present on the SWITCH pin with an amplitude of VIN, and containing high frequencies. This can lead to EMI problems if not properly handled. To reduce EMI problems a snubber network (RSN7 & CSN7) is placed at the SWITCH pin to prevent and/or suppress unwanted high frequency ringing at the moment of switching.

The PGND pin sinks high current and should be connected to a star ground point such that it does not interfere with other ground connections.

#### Layout Guidelines (接下页)

The FB pin is the sense connection for the regulated output voltage which is a DC voltage; no current is flowing through this pin. The voltage on the FB pin is compared with the internal reference voltage in order to control the loop. The FB connection should be made at the load such that I•R drop is not affecting the sensed voltage.

#### 10.1.1 SPI Connections

The SPI interface consists of several digital lines and the SPI supply. If routing of the interface lines is not done properly, communication errors can occur. It should be prevented that SPI lines can pickup noise and possible interfering sources should be kept away from the interface.

Pickup of noise can be prevented by ensuring that the SPI ground line is routed together with the digital lines as much as possible to the respective pins. The SPI interface should be connected by a separate own ground connection to the DGND of the DLPA3005 (图 30). This prevents ground noise between SPI ground references of DLPA3005 and DLPC due to the high current in the system.




图 30. SPI Connections

Interfering sources should be kept away from the interface lines as much as possible. Especially high current lines such as neighboring PWR\_7 should be routed carefully. If PWR 7 is routed too close to for instance the SPI\_CLK it could lead to false clock pulses and thus communication errors.

#### 10.1.2 R<sub>IIM</sub> Routing

RLIM is used to sense the LED current. To accurately measure the LED current, the RLIM \_K\_1,2 lines should be connected close to the top-side of measurement resistor RLIM, while RLIM\_BOT\_K\_1,2 should be connected close to the bottom-side of RLIM.

The switched LED current is running through RLIM. Therefore a low-ohmic ground connection for RLIM is strongly advised.

#### 10.1.3 LED Connection

Through the wiring from the external RGB switches to the LEDs switched large currents are running. Therefore special attention needs to be paid here. Two perspectives apply to the LED-to-RGB switches wiring:

- 1. The resistance of the wiring, R<sub>series</sub>
- 2. The inductance of the wiring,  $L_{\text{series}}$

The location of the parasitic series impedances are depicted in \bigseleq 31.

ZHCSE88 – OCTOBER 2015 www.ti.com.cn

# TEXAS INSTRUMENTS

#### Layout Guidelines (接下页)




图 31. Parasitic Inductance (L<sub>Series</sub>) and Resistance (R<sub>series</sub>) in Series with LED

Currents up to 16 A can run through the wires connecting the LEDs to the RGB switches. Easily some noticeable dissipation can be caused. Every 10 m $\Omega$  of series resistances implies for 16 A average LED current a parasitic power dissipation of 2.5 W. This might cause PCB heating, but more important overall system efficiency is deteriorated.

Additionally the resistance of the wiring might impact the control dynamics of the LED current. It should be noted that the routing resistance is part of the LED current control loop. The LED current is controlled by  $V_{LED}$ . For a small change in  $V_{LED}$  ( $\Delta V_{LED}$ ) the resulting LED current variation ( $\Delta I_{LED}$ ) is given by the total differential resistance in that path, as:

$$\Delta I_{LED} \ = \frac{\Delta V_{LED}}{r_{LED} \ + R_{series} \ + R_{on\_SW\_Q3,Q4,Q5} + R_{LIM}}$$

where

- r<sub>LED</sub> is the differential resistance of the LED
- $R_{on\_SW\_P,Q,R}$  the on resistance of the strobe decoder switch.

In this expression  $L_{\text{series}}$  is ignored since realistic values are usually sufficiently low to cause any noticeable impact on the dynamics.

All the comprising differential resistances are in the range of 12.5 m $\Omega$  to several 100's m $\Omega$ . Without paying special attention a series resistance of 100 m $\Omega$  can easily be obtained. It is advised to keep this series resistance sufficiently low, i.e. <10 m $\Omega$ .

The series inductance plays an important role when considering the switched nature of the LED current. While cycling through R,G and B LEDs, the current through these branches is turned-on and turned-off in short time duration. Specifically turning off is fast. A current of 16 A goes to 0 A in a matter of 50 ns. This implies a voltage spike of about 1 V for every 5 nH of parasitic inductance. It is recommended to minimize the series inductance of the LED wiring by:

- Short wires
- Thick wires / Multiple parallel wires
- Small enclosed area of the forward and return current path

If the inductance cannot be made sufficiently low, a Zener diode needs to be used to clamp the drain voltage of the RGB switch such it does not surpass the absolute maximum rating. The clamping voltage need to be chosen between the maximum expected V<sub>LED</sub> and the absolute maximum rating. Take care of sufficient margin of the clamping voltage relative to the mentioned minimum and maximum voltage.

(12)



#### 10.2 Layout Example

As an example of a proper layout one of the buck converters layout is shown in 23. It shows the routing and placing of the components around the DLPA3005 for optimal performance. The output voltage of the converters used by the DLPA3005 is set via a register. The DLPA3005 uses the feedback pin to compare the output voltage with an internal setpoint.




图 32. Practical Layout

For a proper layout short traces are required, and power grounds should be separated from each other. This avoids ground shift problems, which can occur due to interference of the ground currents of different buck converters. High currents are flowing through the inductor (L9) and the output capacitors (C46, C47). Therefore it is important to keep the traces to and from inductor and capacitors as short as possible to avoid losses due to trace resistance. It is strongly recommended to use high quality capacitors with a low ESR value to keep the losses in the capacitors as low as possible, and to keep the voltage ripple on the output acceptable.

In order to prevent problems with switching high currents at high frequencies the layout is very critical and snubber networks are advisable. The switching frequency can vary from several hundreds of kHz to frequencies in the MHz range. Keep in mind that it takes only nanoseconds to switch currents from zero to several amperes which is equivalent to even much higher frequencies. Those switching moments will cause EMI problems if not properly handled, especially when ringing occurs on the edges, which can have higher amplitude and frequency as the switching voltage itself. To prevent this ringing the DLPA3005 buck converters all need a snubber network, consisting of a resistor and a capacitor in series implemented on the board to reduce this unwanted behavior. The snubber network is in this case placed on the bottom-side of the PCB (thus not visible here) connected to the trace of L9 routing to the switch node.

In order to make more clear what plays a role when laying out a buck converter, this paragraph explains the connections and placing of the parts around the buck converter connected to the pins 50-54. The supply voltage is connected to pin 52 which is laid out on a mid layer (purple colored) and is connected to this pin using 3 via's to make sure a stable and low resistance connection is made. The decoupling is done by capacitor C43 & C44 visible on the bottom right of 32 and the connection to the supply and the ground layer is done using multiple vias. The ground connection on pin 54 is also done using multiple via's to the ground layer which is visible as the blue areas in 32. By using different layers it is possible to create low resistive paths. Ideally the ground connection of the output capacitors and the ground connection of the part (pin54) should be close together. The layout connects both points together using a wide trace on the bottom layer (blue colored area) which is also suitable to bring both connections together. All buck converters in the layout have the same layout structure and use a separated ground trace to their respective ground connection on the part. All these ground connections are connected together on the ground plane below the DLPA3005 itself. 32 shows the position of the converter inductor and its accompanying capacitors (L9 & C46, C47) as close as possible positioned to the pins 51 and 53 using traces as thick as possible. The ground connections of these capacitors is done using multiple via's to the ground layer to ensure a low resistance path.

ZHCSE88 – OCTOBER 2015 www.ti.com.cn

## TEXAS INSTRUMENTS

#### 10.3 Thermal Considerations

Implementation of integrated circuits in low-profile and fine-pitch surface-mount packages typically requires special attention to power dissipation. Many system-dependent issues such as thermal coupling, airflow, added heat sinks and convection surfaces, and the presence of other heat-generating components affect the power dissipation limits of a given component. In general three basic approaches for enhancing thermal performance can be used; these are listed below:

- Improving the heat sinking capability of the PCB.
- Reducing the thermal resistance to the environment of the chip by adding / increasing heat sink capability on top of the package.
- Adding / increasing airflow in the system.

The DLPA3005 is a device with efficient power converters. Nevertheless, since the power delivered to the LEDs can be quite large, i.e. more than 50 W in some cases, the power dissipated in the DLPA3005 device can still be considerable. In order to have proper operation of the DLPA3005, below guidance is given on the thermal dimensioning of the DLPA3005 application.

Target of the dimensioning is to keep the junction temperature during operation below the maximum recommended of 120°C. In order to determine the junction temperature of the DLPA3005 a summation of all power dissipation terms,  $P_{diss}$ , needs to be made. The junction temperature,  $T_{junction}$ , is then given by:

$$T_{junction} = T_{ambient} + P_{diss} \times R_{\theta JA}$$
(13)

in which T<sub>ambient</sub> is the ambient temperature and R<sub>θJA</sub> is the thermal resistance from junction to ambient.

Depending on the application of the DLPA3005 the total power dissipation can vary. The main contributors in the DLPA3005 will typically be the:

- · Buck converters
- LDOs

Below it is shown how to calculate the dissipation for these blocks.

For a buck converter the dissipated power is given by:

$$P_{diss\_buck} = P_{in} - P_{out} = P_{out} \left( \frac{1}{\eta_{buck}} - 1 \right)$$
(14)

in which  $\eta_{buck}$  is the efficiency of the buck converter,  $P_{in}$  the power delivered at the input of the buck converter and  $P_{out}$  the power delivered to the load of the buck converter. For buck converter PWR1,2,5,6,7 the efficiency can be determined use curves in  $\boxed{8}$  18

The buck converters potentially handle the highest power levels, that's why they need to be power efficient. In contrast, linear regulator, i.e. LDOs, handle less power. However, since the efficiency of an LDO can be relative low, the related power dissipation can be significant. To calculate the power dissipation of an LDO,  $P_{diss\_LDO}$ , the following equation can be used:

$$P_{diss\_LDO} = (V_{in} - V_{out}) \times I_{load}$$
(15)

 $V_{in}$  is the input supply voltage,  $V_{out}$  is the output voltage of the LDO, and  $I_{load}$  is the load current of the LDO. Since the voltage drop over the LDO ( $V_{in}$ - $V_{out}$ ) can be relative large, a relatively small load current can yield significant DLPA3005 dissipation. If this situation occurs, one might consider using one of the general purpose bucks to have a more power efficient, i.e. less dissipation, solution.

One LDO needs some special attention since it is used as the power supply of a boost power converter, i.e. the LDO DMD. The boost converter is used to supply the high voltages for the DMD, i.e.  $V_{BIAS}$ ,  $V_{OFS}$ ,  $V_{RST}$ . The loading on these lines can be up to  $I_{load,max}$ =10 mA simultaneously. So, the maximum related power level is moderate. Assuming an efficiency on the order of 80% for the boost converter,  $\eta_{boost}$ , this implies a maximum boost converter dissipation,  $P_{diss\ DMD\ boost,max}$  of:

$$P_{diss\_DMD\_boost,max} = I_{load,max} \left( V_{BIAS} + V_{OFS} + \left| V_{RST} \right| \right) \times \left( \frac{1}{\eta_{boost}} - 1 \right) \approx 0.1W$$
(16)



#### Thermal Considerations (接下页)

In perspective of the dissipation of the illumination buck converter this is likely negligible. The term that might count to the total power dissipation is  $P_{diss\_LDO\_DMD}$ . The input current of the DMD boost converter is supplied by this LDO. In case of an high supply voltage, a non negligible dissipation term is obtained. The worst case load current for the LDO is given by:

$$I_{load\_LDO,max} = \frac{1}{\eta_{boost}} \frac{\left(V_{BIAS} + V_{OFS} + \left|V_{RST}\right|\right)}{V_{DRST\_5P5V}} I_{load,max} \approx 100 \text{mA}$$
(17)

In which the output voltage of the LDO is  $V_{DRST, 5P5V} = 5.5 \text{ V}$ .

Thus the dissipation of the LDO, worst case, can be on the order of 1.5 W for an input supply voltage of 19.5 V. This is however, a worst case scenario. In most cases the load current of the LDO DMD is significantly less. It is advised though to check this LDO current level for the specific application.

Finally, the DLPA3005 will draw a quiescent current. This quiescent current is relatively independent of the power supply voltage. For the buck converters the quiescent current is comprised in the efficiency numbers. For the LDOs a quiescent current on the order of 0.5 mA can be used. For the rest of the DLPA3005 circuitry, not included in the buck converters or LDOs, a quiescent current on the order of 3 mA applies. So, overall, when the power dissipation of the buck converters and the LDOs are summed, a good estimate of the DLPA3005 dissipation,  $P_{\text{diss\_DLPA3005}}$ , is obtained. Given as an equation:

$$P_{diss\_DLPA3005} = \sum P_{buck\_converter} + \sum P_{LDOs}$$
(18)

Once this total power dissipation is know, the thermal design can be done. A few examples are given. Assume the total  $P_{diss\_DLPA3005}$ = 2.5 W and the heat sink and airflow is as given in *Thermal Information*. What is the maximum ambient temperature that can be allowed?

Know parameters: T<sub>iunction.max</sub>= 120 °C, R<sub>θJA</sub>= 7 °C/W, Pdiss\_DLPA3005= 2.5 W.

Using 公式 13 the maximum ambient temperature can be calculated as:

$$T_{ambient,max} = T_{junction,max} - P_{diss} \times R_{\theta JA} = 120^{\circ}C - 2.5W \times 7^{\circ}C/W = 102.5^{\circ}C$$
(19)

In the same way, the junction temperature of the DLPA3005 can be calculated once the dissipated power and the ambient temperature is known. For instance:

$$T_{ambient} = 50 \text{ °C}, R_{\theta JA} = 7 \text{ °C/W}, P_{diss DLPA3005} = 4 \text{ W}.$$
 (20)

For the heat sink configuration and airflow as indicated in *Thermal Information*, the junction temperature can be calculated to be:

$$T_{junction} = T_{ambient} + P_{diss} \times R_{\theta JA} = 50^{\circ}C + 4W \times 7^{\circ}C/W = 78^{\circ}C$$
(21)

In case the combination of ambient temperature and DLPA3005 power dissipation does not yield an acceptable junction temperature, that is <120°C, basically two approaches can be used:

- 1. Using larger heat sink / more airflow to reduced R<sub>BJA</sub>
- 2. Reduce power dissipation in DLPA3005 by for instance not using an internal general purpose buck converter, but an external one. Or lowering loading currents of the bucks.

#### 11 器件和文档支持

#### 11.1 器件支持

#### 11.1.1 器件命名规则




图 33. 封装标记 DLPA3005 (顶视图)

#### 11.2 相关链接

下面的表格列出了快速访问链接。 范围包括技术文档、支持与社区资源、工具和软件,以及样片或购买的快速访问。

器件	产品文件夹	样片与购买	技术文档	工具与软件	支持与社区
DLPA3005	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处
DLPC3439	单击此处	单击此处	单击此处	单击此处	单击此处

表 10. 相关链接

#### 11.3 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 11.4 商标

Pico, E2E are trademarks of Texas Instruments.

DLP is a registered trademark of Texas Instruments.

All other trademarks are the property of their respective owners.



#### 11.5 静电放电警告



www.ti.com.cn

这些装置包含有限的内置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

#### 11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

#### 12 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。 这些信息是针对指定器件可提供的最新数据。 这些数据会在无通知且不对本文档进行修订的情况下发生改变。 欲获得该数据表的浏览器版本,请查阅左侧的导航栏。

#### 重要声明

德州仪器(TI) 及其下属子公司有权根据 JESD46 最新标准, 对所提供的产品和服务进行更正、修改、增强、改进或其它更改, 并有权根据 JESD48 最新标准中止提供任何产品和服务。客户在下订单前应获取最新的相关信息, 并验证这些信息是否完整且是最新的。所有产品的销售都遵循在订单确认时所提供的TI 销售条款与条件。

TI 保证其所销售的组件的性能符合产品销售时 TI 半导体产品销售条件与条款的适用规范。仅在 TI 保证的范围内,且 TI 认为 有必要时才会使用测试或其它质量控制技术。除非适用法律做出了硬性规定,否则没有必要对每种组件的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用 TI 组件的产品和应用自行负责。为尽量减小与客户产品和应 用相关的风险,客户应提供充分的设计与操作安全措施。

TI 不对任何 TI 专利权、版权、屏蔽作品权或其它与使用了 TI 组件或服务的组合设备、机器或流程相关的 TI 知识产权中授予 的直接或隐含权限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息,不能构成从 TI 获得使用这些产品或服 务的许可、授权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可,或是 TI 的专利权或其它 知识产权方面的许可。

对于 TI 的产品手册或数据表中 TI 信息的重要部分,仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况 下才允许进行 复制。TI 对此类篡改过的文件不承担任何责任或义务。复制第三方的信息可能需要服从额外的限制条件。

在转售 TI 组件或服务时,如果对该组件或服务参数的陈述与 TI 标明的参数相比存在差异或虚假成分,则会失去相关 TI 组件 或服务的所有明示或暗示授权,且这是不正当的、欺诈性商业行为。TI 对任何此类虚假陈述均不承担任何责任或义务。

客户认可并同意,尽管任何应用相关信息或支持仍可能由 TI 提供,但他们将独力负责满足与其产品及在其应用中使用 TI 产品 相关的所有法律、法规和安全相关要求。客户声明并同意,他们具备制定与实施安全措施所需的全部专业技术和知识,可预见 故障的危险后果、监测故障及其后果、降低有可能造成人身伤害的故障的发生机率并采取适当的补救措施。客户将全额赔偿因 在此类安全关键应用中使用任何 TI 组件而对 TI 及其代理造成的任何损失。

在某些场合中,为了推进安全相关应用有可能对 TI 组件进行特别的促销。TI 的目标是利用此类组件帮助客户设计和创立其特 有的可满足适用的功能安全性标准和要求的终端产品解决方案。尽管如此,此类组件仍然服从这些条款。

TI 组件未获得用于 FDA Class III(或类似的生命攸关医疗设备)的授权许可,除非各方授权官员已经达成了专门管控此类使 用的特别协议。

只有那些 TI 特别注明属于军用等级或"增强型塑料"的 TI 组件才是设计或专门用于军事/航空应用或环境的。购买者认可并同 意,对并非指定面向军事或航空航天用途的 TI 组件进行军事或航空航天方面的应用,其风险由客户单独承担,并且由客户独 力负责满足与此类使用相关的所有法律和法规要求。

TI 己明确指定符合 ISO/TS16949 要求的产品,这些产品主要用于汽车。在任何情况下,因使用非指定产品而无法达到 ISO/TS16949 要求,TI不承担任何责任。

	产品		应用
数字音频	www.ti.com.cn/audio	通信与电信	www.ti.com.cn/telecom
放大器和线性器件	www.ti.com.cn/amplifiers	计算机及周边	www.ti.com.cn/computer
数据转换器	www.ti.com.cn/dataconverters	消费电子	www.ti.com/consumer-apps
DLP® 产品	www.dlp.com	能源	www.ti.com/energy
DSP - 数字信号处理器	www.ti.com.cn/dsp	工业应用	www.ti.com.cn/industrial
时钟和计时器	www.ti.com.cn/clockandtimers	医疗电子	www.ti.com.cn/medical
接口	www.ti.com.cn/interface	安防应用	www.ti.com.cn/security
逻辑	www.ti.com.cn/logic	汽车电子	www.ti.com.cn/automotive
电源管理	www.ti.com.cn/power	视频和影像	www.ti.com.cn/video
微控制器 (MCU)	www.ti.com.cn/microcontrollers		
RFID 系统	www.ti.com.cn/rfidsys		
OMAP应用处理器	www.ti.com/omap		
无线连通性	www.ti.com.cn/wirelessconnectivity	德州仪器在线技术支持社区	www.deyisupport.com

邮寄地址: 上海市浦东新区世纪大道1568 号,中建大厦32 楼邮政编码: 200122 Copyright © 2015, 德州仪器半导体技术(上海)有限公司



#### PACKAGE OPTION ADDENDUM

20-Dec-2018

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	_	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
DLPA3005CPFD	LIFEBUY	HTQFP	PFD	100		TBD	Call TI	Call TI	0 to 70	DLPA3005C	
DLPA3005CPFDR	LIFEBUY	HTQFP	PFD	100		TBD	Call TI	Call TI	0 to 70	DLPA3005C	
DLPA3005DPFD	ACTIVE	HTQFP	PFD	100	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	0 to 70	DLPA3005D	Samples
DLPA3005DPFDR	ACTIVE	HTQFP	PFD	100	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	0 to 70	DLPA3005D	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.




## **PACKAGE OPTION ADDENDUM**

20-Dec-2018

n no event shall TI's liabili	ty arising out of such information	n exceed the total purchase	price of the TI part(	<li>s) at issue in this document sold b</li>	y TI to Customer on an annual basis.

## PFD (S-PQFP-G100) PowerPAD™ PLASTIC QUAD FLATPACK (DIE DOWN)



NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion
- This package is designed to be attached directly to an external heatsink. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="https://www.ti.com">http://www.ti.com</a>. See the product data sheet for details regarding the exposed thermal pad dimensions.
- E. Falls within JEDEC MS-026

PowerPAD is a trademark of Texas Instruments.



## PFD (S-PQFP-G100)


PowerPAD™ PLASTIC QUAD FLATPACK

#### THERMAL INFORMATION

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: A. All linear dimensions are in millimeters


\( \begin{align\*}
\begin{align

PowerPAD is a trademark of Texas Instruments



## PFD (S-PQFP-G100)

## PowerPAD™ PLASTIC QUAD FLATPACK



NOTES:

- All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
  Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PowerPAD is a trademark of Texas Instruments



#### 重要声明和免责声明

TI 均以"原样"提供技术性及可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证其中不含任何瑕疵,且不做任何明示或暗示的担保,包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI产品进行设计使用。您将对以下行为独自承担全部责任: (1)针对您的应用选择合适的TI产品; (2)设计、验证并测试您的应用; (3)确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更,恕不另行通知。TI对您使用所述资源的授权仅限于开发资源所涉及TI产品的相关应用。除此之外不得复制或展示所述资源,也不提供其它TI或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等,TI对此概不负责,并且您须赔偿由此对TI及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (http://www.ti.com.cn/zh-cn/legal/termsofsale.html) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址: 上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码: 200122 Copyright © 2019 德州仪器半导体技术(上海)有限公司