



Four 1-Bit, 10MHz, 2nd-Order Delta-Sigma Modulators

FEATURES


- 16-Bit Resolution
- 14-Bit Linearity
- Resolution/Speed Trade-Off: 10-Bit Effective Resolution with 10μs Signal Delay (12-Bit with 19μs)
- ±2.5V Input Range at 2.5V
- Internal Reference Voltage: 2%
- Gain Error: 0.5%
- Four Independent Delta-Sigma Modulators
- Four Input Reference Buffers
- Onboard 20MHz Oscillator
- Selectable Internal or External Clock
- Operating Temperature Range: -40°C to +105°C
- QFN-32 (5×5) Package

APPLICATIONS

- Motor Control
- Current Measurement
- Industrial Process Control
- Instrumentation
- Smart Transmitters
- Portable Instruments
- Weight Scales
- Pressure Transducers

DESCRIPTION

The ADS1204 is a four-channel, high-performance device, with four delta-sigma ($\Delta\Sigma$) modulators with 100dB dynamic range, operating from a single +5V supply. The differential inputs are ideal for direct transducers connection to in an environment. With the appropriate digital filter and modulator rate, the device can be used to achieve 16-bit analog-to-digital (A/D) conversion with no missing code. Effective resolution of 12 bits can be obtained with a digital filter data rate of 160kHz at a modulator rate of 10MHz. The ADS1204 is designed for use in medium- to high-resolution measurement applications including current measurements, smart transmitters, industrial process control, weight scales, chromatography, and portable instrumentation. It is available in a QFN-32 (5×5) package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ORDERING INFORMATION(1)

PRODUCT	MAXIMUM INTEGRAL LINEARITY ERROR (LSB)	MAXIMUM GAIN ERROR (%)	PACKAGE- LEAD	PACKAGE DESIGNATOR	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER	TRANSPORT MEDIA, QUANTITY
ADS1204	. 2	.0.5	QFN-32	RHB	40°C to 1405°C	ADS1204I	ADS1204IRHBT	Tape and Reel, 250
ADS1204	±3	±0.5	QFN-32	KHB	–40°C to +105°C	ADS12041	ADS1204IRHBR	Tape and Reel, 3000

⁽¹⁾ For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

ABSOLUTE MAXIMUM RATINGS(1)

Over operating free-air temperature range, unless otherwise noted.

	ADS1204	UNIT
Supply voltage, AV _{DD} to AGND	-0.3 to 6	V
Supply voltage, BV _{DD} to BGND	-0.3 to 6	V
Analog input voltage with respect to AGND	AGND – 0.3 to AV _{DD} + 0.3	V
Reference input voltage with respect to AGND	AGND – 0.3 to AV _{DD} + 0.3	V
Digital input voltage with respect to BGND	BGND – 0.3 to BV _{DD} + 0.3	V
Ground voltage difference, AGND to BGND	±0.3	V
Voltage differences, BV _{DD} to AGND	-0.3 to 6	V
Input current to any pin except supply	±10	mA
Power dissipation	See Dissipation Ratings	table
Operating virtual junction temperature range, T _J	-40 to +150	°C
Storage temperature range, T _{STG}	-65 to +150	°C
Lead temperature (1.6mm or 1/16" from case for 10s)	260	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

PARAMETER			NOM	MAX	UNIT
Supply voltage, AVDD to AGND	4.75	5	5.25	V	
0 1 1/ 0//00 / 0//00	Low-voltage levels	2.7		3.6	V
Supply voltage, BVDD to BGND	Low-voltage levels 2.7	5	5.5	V	
Reference input voltage			2.5	2.6	V
Operating common-mode signal		0		AV _{DD}	V
Analog inputs	+IN - (-IN)	0		±REFIN	V
External clock ⁽¹⁾			20	24	MHz
Operating free-air temperature range, T _A				+125	°C
Specified free-air temperature range,	T _A	-40		+105	°C

(1) With reduced accuracy, clock can go from 1MHz up to 32MHz; see Typical Characteristic curves.

Submit Documentation Feedback

www.ti.com

DISSIPATION RATINGS

PACKAGE	T _A ≤ +25°C POWER RATING	DERATING FACTOR ABOVE T _A = +25°C ⁽¹⁾	T _A = +70°C POWER RATING	T _A = +85°C POWER RATING	T _A = +105°C POWER RATING	
QFN-32 (5×5)	3406mW	27.25mW/°C	2180mW	1771mW	1226mW	

This is the inverse of the traditional junction-to-ambient thermal resistance (R_{θJA}). Thermal resistances are not production tested and are for informational purposes only.

ELECTRICAL CHARACTERISTICS

Over recommended operating free-air temperature range at -40° C to $+105^{\circ}$ C, $AV_{DD} = 5$ V, $BV_{DD} = 3$ V, CH x+ = 0.5V to 4.5V, CH x- = 2.5V, REFIN = REFOUT = internal +2.5V, CLKIN = 20MHz, and 16-bit Sinc³ filter with decimation by 256, unless otherwise noted.

			-	ADS1204		
	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
RESOLUT	TION		16			Bits
DC ACCU	IRACY					
INL	Integral linearity error ⁽²⁾			±1	±3	LSB
INL	integral lineality error —			±0.001	±0.005	% FSR
	Integral linearity match				±6	LSB
	integral linearity match				±0.009	% FSR
DNL	Differential nonlinearity (3)				±1	LSB
Vos	Input offset error			-1.4	±3	mV
	Input offset error match				±2	mV
TCV _{OS}	Input offset error drift			±2	±8	μV/°C
G _{ERR}	Gain error ⁽⁴⁾	Referenced to V _{REF}		±0.08	±0.5	% FSR
	Gain error match			±0.185	±0.5	% FSR
TCG _{ERR}	Gain error drift			±2		ppm/°C
PSRR	Power-supply rejection ratio	4.75V < AV _{DD} < 5.25V		78		dB
ANALOG	INPUT					
FSR	Full-scale differential range	(CH x+) - (CH x-); CH x- = 2.5V			±2.5	V
	Specified differential range	(CH x+) - (CH x-); CH x- = 2.5V			±2	V
	Maximum operating input range (3)		0		AV_{DD}	V
	Input capacitance	Common-mode		1.5		pF
	Input leakage current	CLK turned off			±1	nA
	Differential input resistance			100		kΩ
	Differential input capacitance			2.5		pF
CMRR	Common-mode rejection ratio	At DC		100		dB
CIVIKK	Common-mode rejection fatio	$V_{IN} = \pm 1.25 V_{PP}$ at $40 kHz$		110		dB
BW	Bandwidth	FS sine wave, –3dB		50		MHz
SAMPLIN	G DYNAMICS					
	Internal clock frequency	CLKSEL = 1	8	10	12	MHz
CLKIN	External clock frequency	CLKSEL = 0	1	20	24	MHz

⁽¹⁾ All typical values are at $T_A = +25$ °C.

Copyright © 2003–2009, Texas Instruments Incorporated

Submit Documentation Feedback

⁽²⁾ Integral nonlinearity is defined as the maximum deviation of the line through the end points of the specified input range of the transfer curve for CH x+ = -2V to +2V at 2.5V, expressed either as the number of LSBs or as a percent of measured input range (4V).

⁽³⁾ Specified by design.

⁽⁴⁾ Maximum values, including temperature drift, are specified over the full specified temperature range.



ELECTRICAL CHARACTERISTICS (continued)

Over recommended operating free-air temperature range at -40° C to $+105^{\circ}$ C, $AV_{DD} = 5V$, $BV_{DD} = 3V$, CH x+ = 0.5V to 4.5V, CH x- = 2.5V, REFIN = REFOUT = internal +2.5V, CLKIN = 20MHz, and 16-bit $Sinc^3$ filter with decimation by 256, unless otherwise noted.

				ADS1204		
	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
AC ACCU	RACY		-		U.	
TUD	Total bassassis distantias	V_{IN} = ±2 V_{PP} at 5kHz; -40°C ≤ T_A ≤ +85°C		-96	-88	dB
THD	Total harmonic distortion	V_{IN} = ±2 V_{PP} at 5kHz; -40°C ≤ T_A ≤ +105°C		-96	-87	dB
SFDR	Spurious-free dynamic range	$V_{IN} = \pm 2V_{PP}$ at 5kHz	92	100		dB
SNR	Signal-to-noise ratio	$V_{IN} = \pm 2V_{PP}$ at 5kHz	86	89		dB
SINAD	Signal-to-noise + distortion	$V_{IN} = \pm 2V_{PP}$ at 5kHz	85	89		dB
	Channel-to-channel isolation (5)	$V_{IN} = \pm 2V_{PP}$ at $50kHz$		85		dB
ENOB	Effective number of bits		14	14.5		Bits
VOLTAGE	REFERENCE OUTPUT	1				
V _{OUT}	Reference voltage output		2.450	2.5	2.550	V
dV _{OUT} /dT	Output voltage temperature drift			±20		ppm/°C
		$f = 0.1Hz$ to 10Hz, $C_L = 10\mu F$		10		μVrms
	Output voltage noise	$f = 10Hz$ to $10kHz$, $C_L = 10\mu F$		12		μVrms
PSRR	Power-supply rejection ratio			60		dB
I _{OUT}	Output current			10		μΑ
I _{SC}	Short-circuit current			0.5		mA
	Turn-on settling time	to 0.1% at C _L = 0		100		μs
VOLTAGE	REFERENCE INPUT					
V _{IN}	Reference voltage input		0.5	2.5	2.6	V
	Reference input resistance			100		МΩ
	Reference input capacitance			5		pF
	Reference input current				1	μΑ
DIGITAL I	NPUTS ⁽⁶⁾		1			
	Logic family		CMOS wi	th Schmitt 1	Trigger	
V _{IH}	High-level input voltage		$0.7 \times BV_{DD}$		BV _{DD} + 0.3	V
V _{IL}	Low-level input voltage		-0.3		$0.3 \times BV_{DD}$	V
I _{IN}	Input current	V _I = BV _{DD} or GND			±50	nA
C _I	Input capacitance			5		pF
DIGITAL C	OUTPUTS ⁽⁶⁾					
	Logic family			CMOS		
V _{OH}	High-level output voltage	$BV_{DD} = 4.5V, I_{OH} = -100\mu A$	4.44			V
V _{OL}	Low-level output voltage	$BV_{DD} = 4.5V, I_{OL} = +100\mu A$			0.5	V
Co	Output capacitance			5		pF
C _L	Load capacitance				30	pF
	Data format		1	Bit stream		

⁵⁾ Specified by design.

⁽⁶⁾ Applicable for 5.0V nominal supply: BV_{DD} (min) = 4.5V and BV_{DD} (max) = 5.5V.

www.ti.com


ELECTRICAL CHARACTERISTICS (continued)

Over recommended operating free-air temperature range at -40° C to $+105^{\circ}$ C, $AV_{DD} = 5V$, $BV_{DD} = 3V$, CH x+ = 0.5V to 4.5V, CH x- = 2.5V, REFIN = REFOUT = internal +2.5V, CLKIN = 20MHz, and 16-bit $Sinc^3$ filter with decimation by 256, unless otherwise noted.

				ADS1204		
	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
DIGITA	L INPUTS ⁽⁷⁾	,	-11		<u> </u>	
	Logic family			LVCMOS		
V _{IH}	High-level input voltage	BV _{DD} = 3.6V	2		BV _{DD} + 0.3	V
V _{IL}	Low-level input voltage	BV _{DD} = 2.7V	-0.3		0.8	V
I _{IN}	Input current	$V_I = BV_{DD}$ or GND			±50	nA
CI	Input capacitance			5		pF
DIGITA	L OUTPUTS ⁽⁷⁾					
	Logic family			LVCMOS		
V _{OH}	High-level output voltage	$BV_{DD} = 2.7V, I_{OH} = -100\mu A$	BV _{DD} - 0.2			V
V_{OL}	Low-level output voltage	$BV_{DD} = 2.7V, I_{OL} = +100\mu A$			0.2	V
Co	Output capacitance			5		pF
CL	Load capacitance				30	pF
	Data format			Bit stream		
POWER	RSUPPLY					
AV_{DD}	Analog supply voltage		4.5		5.5	V
D\/	Duffer I/O euroby voltage	Low-voltage levels	2.7		3.6	V
BV_{DD}	Buffer I/O supply voltage	5V logic levels	4.5		5.5	V
۸.۱	Analog anarating augusts august	CLKSEL = 1		22.5	30	mA
AI_{DD}	Analog operating supply current	CLKSEL = 0		22.4	29	mA
DI	Buffer I/O operating supply current	BV _{DD} = 3V, CLKOUT = 10MHz			4	mA
BI _{DD}	buller I/O operating supply current	BV _{DD} = 5V, CLKOUT = 10MHz			4	mA
	Dower discipation	CLKSEL = 0		122	145	mW
	Power dissipation	CLKSEL = 1		112.5	150	mW

⁽⁷⁾ Applicable for 3.0V nominal supply: BV_{DD} (min) = 2.7V and BV_{DD} (max) = 3.6V.


EQUIVALENT INPUT CIRCUITS



NOTE: The thermal pad is internally connected to the substrate. This pad can be connected to the analog ground or left floating. Keep the thermal pad separate from the digital ground, if possible.



PIN ASSIGNMENTS



(1) The thermal pad is internally connected to the substrate. This pad can be connected to the analog ground or left floating. Keep the thermal pad separate from the digital ground, if possible.

TERMINAL FUNCTIONS

TERM	TERMINAL		TERMINAL		
NAME	NO.	I/O ⁽¹⁾	DESCRIPTION		
CH A+	1	Al	Analog input of channel A: noninverting input		
CH A-	2	Al	Analog input of channel A: inverting input		
CH B+	3	Al	Analog input of channel B: noninverting input		
CH B-	4	Al	Analog input of channel B: inverting input		
CH C-	5	Al	Analog input of channel C: inverting input		
CH C+	6	Al	Analog input of channel C: noninverting input		
CH D-	7	Al	Analog input of channel D: inverting input		
CH D+	8	Al	Analog input of channel D: noninverting input		
REFIN D	9	Al	Reference voltage input of channel D: pin for external reference voltage		
REFIN C	10	Al	Reference voltage input of channel C: pin for external reference voltage		
AGND	11	_	Analog ground		
AVDD	12	Р	Analog power supply; nominal 5V		
NC	13	_	No connection; this pin is left unconnected		
AV _{DD}	14	Р	Analog power supply; nominal 5V		
AGND	15	_	Analog ground		
CLKSEL	16	I	Clock select between internal clock (CLKSEL = 1) or external clock (CLKSEL = 0)		
CLKIN	17	I	External clock input		
BV _{DD}	18	Р	Digital interface power supply; from 2.7V to 5.5V		
BGND	19	_	Interface ground		
CLKOUT	20	0	System clock output		

(1) AI = Analog Input; AO = Analog Output; I = Input; O = Output; P = Power Supply.

www.ti.com

TERMINAL FUNCTIONS (continued)

TERMINAL			
NAME	NO.	I/O ⁽¹⁾	DESCRIPTION
OUT D	21	0	Bit stream from channel D modulator
OUT C	22	0	Bit stream from channel C modulator
OUT B	23	0	Bit stream from channel B modulator
OUT A	24	0	Bit stream from channel A modulator
NC	25	_	No connection; this pin is left unconnected
AGND	26	_	Analog ground
AV _{DD}	27	Р	Analog power supply; nominal 5V
REFOUT	28	AO	Reference voltage output: output pin of the internal reference source; nominal 2.5V
AV _{DD}	29	Р	Analog power supply; nominal 5V
AGND	30	_	Analog ground
REFIN B	31	Al	Reference voltage input of channel B: pin for external reference voltage
REFIN A	32	AI	Reference voltage input of channel A: pin for external reference voltage



PARAMETER MEASUREMENT INFORMATION




Figure 1. ADS1204 Timing Diagram

TIMING REQUIREMENTS: 5.0V(1)

Over recommended operating free-air temperature range at -40° C to $+105^{\circ}$ C, $AV_{DD} = 5V$, and $BV_{DD} = 5V$, unless otherwise noted.

	PARAMETER	MIN	MAX	UNIT
t _{C1}	CLKIN period	41.6	1000	ns
t _{W1}	CLKIN high time	10	t _{C1} - 10	ns
t _{C2}	CLKOUT period using internal oscillator (CLKSEL = 1)	83	125	ns
	CLKOUT period using external clock (CLKSEL = 0)	$2 \times t_{C1}$		ns
t _{W2}	CLKOUT high time	$(t_{C2}/2) - 5$	$(t_{C2}/2) + 5$	ns
t _{D1}	CLKOUT rising edge delay after CLKIN rising edge	0	10	ns
t _{D2}	CLKOUT falling edge delay after CLKIN rising edge	0	10	ns
t _{D3}	Data valid delay after rising edge of CLKOUT (CLKSEL = 1)	$(t_{C2}/4) - 8$	$(t_{C2}/4) + 8$	ns
t _{D4}	Data valid delay after rising edge of CLKOUT (CLKSEL = 0)	t _{W1} - 3	t _{W1} + 7	ns

⁽¹⁾ Applicable for 5.0V nominal supply: BV_{DD} (min) = 4.5V and BV_{DD} (max) = 5.5V. All input signals are specified with $t_R = t_F = 5$ ns (10% to 90% of BV_{DD}) and timed from a voltage level of $(V_{IL} + V_{IH})/2$. See Figure 1.

TIMING REQUIREMENTS: 3.0V⁽¹⁾

Over recommended operating free-air temperature range at -40° C to $+105^{\circ}$ C, $AV_{DD} = 5V$, and $BV_{DD} = 5V$, unless otherwise noted.

	PARAMETER	MIN	MAX	UNIT
t _{C1}	CLKIN period	41.6	1000	ns
t _{W1}	CLKIN high time	10	t _{C1} – 10	ns
t _{C2}	CLKOUT period using internal oscillator (CLKSEL = 1)	83	125	ns
	CLKOUT period using external clock (CLKSEL = 0)	2 × t _{C1}		ns
t _{W2}	CLKOUT high time	$(t_{C2}/2) - 5$	$(t_{C2}/2) + 5$	ns
t _{D1}	CLKOUT rising edge delay after CLKIN rising edge	0	10	ns
t _{D2}	CLKOUT falling edge delay after CLKIN rising edge	0	10	ns
t _{D3}	Data valid delay after rising edge of CLKOUT (CLKSEL = 1)	$(t_{C2}/4) - 8$	$(t_{C2}/4) + 8$	ns
t _{D4}	Data valid delay after rising edge of CLKOUT (CLKSEL = 0)	t _{W1} – 3	t _{W1} + 7	ns


⁽¹⁾ Applicable for 3.0V nominal supply: BV_{DD} (min) = 2.7V and BV_{DD} (max) = 3.6V. All input signals are specified with $t_R = t_F = 5$ ns (10% to 90% of BV_{DD}) and timed from a voltage level of ($V_{IL} + V_{IH}$)/2. See Figure 1.


Submit Documentation Feedback





TYPICAL CHARACTERISTICS


 $AV_{DD} = 5V$, $BV_{DD} = 3V$, CH x+ = +0.5V to +4.5V, CH x- = +2.5V, REFIN = external, CLKSEL = 0, and 16-bit $Sinc^3$ filter, with OSR = 256, unless otherwise noted.




















TYPICAL CHARACTERISTICS (continued)


 $AV_{DD} = 5V$, $BV_{DD} = 3V$, CH x + = +0.5V to +4.5V, CH x - = +2.5V, REFIN = external, CLKSEL = 0, and 16-bit $Sinc^3$ filter, with OSR = 256, unless otherwise noted.

















TYPICAL CHARACTERISTICS (continued)


 $AV_{DD} = 5V$, $BV_{DD} = 3V$, CH x + = +0.5V to +4.5V, CH x - = +2.5V, REFIN = external, CLKSEL = 0, and 16-bit Sinc³ filter, with OSR = 256, unless otherwise noted.








TYPICAL CHARACTERISTICS (continued)


 $AV_{DD} = 5V$, $BV_{DD} = 3V$, CH x+ = +0.5V to +4.5V, CH x- = +2.5V, REFIN = external, CLKSEL = 0, and 16-bit $Sinc^3$ filter, with OSR = 256, unless otherwise noted.
















GENERAL DESCRIPTION

The ADS1204 is a four-channel, second-order, CMOS device with four delta-sigma ($\Delta\Sigma$) modulators, designed for medium- to high-resolution A/D signal conversions from dc to 39kHz (filter response –3dB) if an oversampling ratio (OSR) of 64 is chosen. The output of the converter (OUTX) provides a stream of digital ones and zeros. The time average of this serial output is proportional to the analog input voltage.

The modulator shifts the quantization noise to high frequencies. A low-pass digital filter should be used at the output of the $\Delta\Sigma$ modulator. The filter serves two functions. First, it filters out high-frequency noise. Second, the filter converts the 1-bit data stream at a high sampling rate into a higher-bit data word at a lower rate (decimation).

An application-specific integrated circuit (ASIC) or field-programmable gate array (FPGA) could be used to implement the digital filter. Figure 26 and Figure 27 show typical application circuits with the ADS1204 connected to an FPGA.

The overall performance (that is, speed and accuracy) depends on the selection of an appropriate OSR and filter type. A higher OSR produces greater output accuracy while operating at a lower refresh rate. Alternatively, a lower OSR produces lower output accuracy, but operates at a higher refresh rate. This system allows flexibility with the digital filter design and is capable of A/D conversion results that have a dynamic range exceeding 100dB with an OSR equal to 256.




Figure 26. Single-Ended Connection Diagram for the ADS1204 ΔΣ Modulator






Figure 27. Differential Connection Diagram for the ADS1204 $\Delta\Sigma$ Modulator

www.ti.com

THEORY OF OPERATION

The differential analog input of the ADS1204 is implemented with a switched-capacitor circuit. This circuit implements a second-order modulator stage, which digitizes the analog input signal into a 1-bit output stream. The clock source can be internal as well as external. Different frequencies for this clock allow for a variety of solutions and signal bandwidths. Every analog input signal is continuously sampled by the modulator and compared to a reference voltage that is applied to the REFINx pin. A digital stream, which accurately represents the analog input voltage over time, appears at the output of the corresponding converter.

ANALOG INPUT STAGE

Analog Input

The topology of the analog inputs of ADS1204 is based on fully differential switched-capacitor architecture. This input stage provides the mechanism to achieve low system noise, high common-mode rejection (100dB), and excellent power-supply rejection.

The input impedance of the analog input is dependent on the modulator clock frequency (f_{CLK}) ,

which is also the sampling frequency of the modulator. Figure 28 shows the basic input structure of one channel of the ADS1204. The relationship between the input impedance of the ADS1204 and the modulator clock frequency is shown in Equation 1:

$$Z_{IN} = \frac{100k\Omega}{f_{MOD}/10MHz}$$
 (1)

The input impedance becomes a consideration in designs where the source impedance of the input signal is high. This high impedance may cause degradation in gain, linearity, and THD. The importance of this effect depends on the desired system performance. There are two restrictions on the analog input signals, CH x+ and CH x-. If the input voltage exceeds the range (GND - 0.3V) to (VDD + 0.3V), the input current must be limited to 10mA because the input protection diodes on the front end of the converter will begin to turn on. In addition, the linearity and the noise performance of the device are ensured only when the differential analog voltage resides within $\pm 2V$ (with V_{REF} as a midpoint); however, the FSR input voltage is $\pm 2.5V$.




Figure 28. Input Impedance of the ADS1204



Modulator

The ADS1204 can be operated in two modes. When CKLSEL = 1, the four modulators operate using the internal clock, which is fixed at 20MHz. When CKLSEL = 0, the modulators operate using an external clock. In both modes, the clock is divided by two internally and functions as the modulator clock. The frequency of the external clock can vary from 1MHz to 32MHz to adjust for the clock requirements of the application.

The modulator topology is fundamentally second-order, switched-capacitor, $\Delta\Sigma$ modulator, such as the one conceptualized in Figure 29. The analog input voltage and the output of the 1-bit digital-to-analog converter (DAC) are differentiated, providing analog voltages at X2 and X3. The voltages at X2 and X3 are presented to their individual The output of these integrators. integrators progresses in a negative or positive direction. When the value of the signal at X4 equals the comparator reference voltage, the output of the comparator switches from negative to positive, or positive to negative, depending on its original state. When the output value of the comparator switches from high to low or vice versa, the 1-bit DAC responds on the next

clock pulse by changing its analog output voltage at X6, causing the integrators to progress in the opposite direction. The feedback of the modulator to the front end of the integrators forces the value of the integrator output to track the average of the input.

DIGITAL OUTPUT

A differential input signal of 0V will ideally produce a stream of ones and zeros that are high 50% of the time and low 50% of the time. A differential input of +2V produces a stream of ones and zeros that are high 80% of the time. A differential input of -2V produces a stream of ones and zeros that are high 20% of the time. The input voltage versus the output modulator signal is shown in Figure 30.




Figure 29. Block Diagram of the Second-Order Modulator




Figure 30. Analog Input vs Modulator Output of the ADS1204



DIGITAL INTERFACE

INTRODUCTION

The analog signal connected to the input of the $\Delta\Sigma$ modulator is converted using the clock signal applied to the modulator. The result of the conversion, or modulation, is generated and sent to the OUTx pin from the $\Delta\Sigma$ modulator. In most applications where a direct connection is realized between the $\Delta\Sigma$ modulator and an ASIC or FPGA (each with an implemented filter), the two standard signals per modulator (CLKOUT and OUTx) are provided from the modulator. The output clock signal is equal for all four modulators. If CLKSEL = 1, CLKIN must always be set either high or low.

MODES OF OPERATION

The system clock of the ADS1204 is 20MHz by default. The system clock can be provided either from the internal 20MHz RC oscillator or from an external clock source. For this purpose, the CLKIN pin is provided; it is controlled by the mode setting, CLKSEL.

The system clock is divided by two for the modulator clock. Therefore, the default clock frequency of the modulator is 10MHz. With a possible external clock range of 1MHz to 32MHz, the modulator operates between 500kHz and 16MHz.

FILTER USAGE

The modulator generates only a bitstream, which does not output a digital word like an A/D converter. In order to output a digital word equivalent to the analog input voltage, the bitstream must be processed by a digital filter.

A very simple filter, built with minimal effort and hardware, is the Sinc³ filter shown in Equation 2:

$$H(z) = \left(\frac{1 - z^{-OSR}}{1 - z^{-1}}\right)^{2}$$
 (2)

This filter provides the best output performance at the lowest hardware size (for example, a count of digital gates). For oversampling ratios in the range of 16 to 256, this is a good choice. All the characterizations in the data sheet are also done using a Sinc³ filter with an oversampling ratio of OSR = 256 and an output word width of 16 bits.

In a Sinc³ filter response (shown in Figure 31 and Figure 32), the location of the first notch occurs at the

frequency of output data rate $f_{DATA} = f_{CLK}/OSR$. The -3dB point is located at half the Nyquist frequency or $f_{DATA}/4$. For some applications, it may be necessary to use another filter type for better frequency response.

This performance can be improved, for example, by a cascaded filter structure. The first decimation stage can be a Sinc³ filter with a low OSR and the second stage a high-order filter.

For more information, see application note SBAA094, Combining the ADS1202 with an FPGA Digital Filter for Current Measurement in Motor Control Applications, available for download at www.ti.com.




Figure 31. Frequency Response of Sinc³ Filter




Figure 32. Pulse Response of Sinc³ Filter (f_{MOD} = 10MHz)

The effective number of bits (ENOB) can be used to compare the performance of A/D converters and $\Delta\Sigma$ modulators. Figure 33 shows the ENOB of the ADS1204 with different filter types. In this data sheet, the ENOB is calculated from the SNR as shown in Equation 3:

$$SNR = 1.76dB + 6.02dB \times ENOB$$
 (3)




Figure 33. Measured ENOB vs OSR

In motor control applications, a very fast response time for overcurrent detection is required. There is a constraint between $1\mu s$ and $5\mu s$ with 3 bits to 7 bits resolution. The time for full settling is dependent on the filter order. Therefore, the full settling of the Sinc³ filter needs three data clocks and the Sinc² filter needs two data clocks. The data clock is equal to the modulator clock divided by the OSR. For overcurrent

protection, filter types other than Sinc³ might be a better choice. A simple example is a Sinc² filter. Figure 34 compares the settling time of different filter types. The Sincfast is a modified Sinc² filter as Equation 4 shows:

$$H(z) = \left(\frac{1 - z^{-OSR}}{1 - z^{-1}}\right)^{2} (1 + z^{-2 \times OSR})$$
(4)




Figure 34. Measured ENOB vs Settling Time

For more information, see application note SBAA094, Combining the ADS1202 with an FPGA Digital Filter for Current Measurement in Motor Control Applications, available for download at www.ti.com.

www.ti.com

LAYOUT CONSIDERATIONS

POWER SUPPLIES

An applied external digital filter rejects high-frequency noise. PSRR and CMRR improve at higher frequencies because the digital filter suppresses high-frequency noise.

However, the suppression of the filter is not infinite, so high-frequency noise still influences the conversion result. Inputs to the ADS1204, such as CH x+, CH x-, and CLKIN, should not be present before the power supply is on. Violating this condition could cause latch-up. If these signals are present before the supply is on, series resistors should be used to limit the input current to a maximum of 10mA. Experimentation may be the best way to determine the appropriate connection between the ADS1204 and different power supplies.

GROUNDING

Analog and digital sections of the design must be carefully and cleanly partitioned. Each section should have its own ground plane with no overlap between them. Do not join the ground planes; instead, connect the two with a moderate signal trace underneath the converter. However, for different applications with DSPs and switching power supplies, this process might be different.

For multiple converters, connect the two ground planes as close as possible to one central location for all of the converters. In some cases, experimentation may be required to find the best point to connect the two planes together.

DECOUPLING

Good decoupling practices must be used for the ADS1204 and for all components in the design. All decoupling capacitors, specifically the $0.1\mu F$ ceramic capacitors, must be placed as close as possible to the pin being decoupled. A $1\mu F$ and $10\mu F$ capacitor, in parallel with the $0.1\mu F$ ceramic capacitor, can be used to decouple AV_{DD} to AGND as well as BV_{DD} to BGND. At least one $0.1\mu F$ ceramic capacitor must be used to decouple every AV_{DD} to AGND and BV_{DD} to BGND, as well as for the digital supply on each digital component.

The digital supply sets the I/O voltage for the interface and can be set within a range of 2.7V to 5.5V.

In cases where both the analog and digital I/O supplies share the same supply source, an RC filter of 10Ω and $0.1\mu F$ can be used to help reduce the noise in the analog supply.



Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

hanges from Revision B (August 2007) to Revision C	age
Updated document format	1
Extended operating temperature range from +85°C to +105°C throughout document	1
Deleted operating free-air temperature range row from Absolute Maximum Ratings table	2
Added free-air temperature range ratings to Recommended Operating Conditions table	2
Changed Dissipation Ratings table	
Changed typical specification in Input capacitance row of Analog Input section of Electrical Characteristics table	
Added additional specification for Total Harmonic Distortion in AC Accuracy section of Electrical Characteristics table.	3
Deleted test condition of V _{OUT} row in Voltage Reference Output section of Electrical Characteristics table	3
Updated typical characteristic graphs to reflect extended temperature range	9
changes from Revision A (June 2004) to Revision B	age
Added note to QFN package	6



PACKAGE OPTION ADDENDUM

24-Aug-2018

PACKAGING INFORMATION

Orderable Device	Status	Package Type	_	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
ADS1204IRHBR	ACTIVE	VQFN	RHB	32	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 105	ADS 1204I	Samples
ADS1204IRHBT	ACTIVE	VQFN	RHB	32	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 105	ADS 1204I	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.






24-Aug-2018

PACKAGE MATERIALS INFORMATION

www.ti.com 12-Feb-2019


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ADS1204IRHBR	VQFN	RHB	32	3000	330.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2
ADS1204IRHBT	VQFN	RHB	32	250	180.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2

www.ti.com 12-Feb-2019




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ADS1204IRHBR	VQFN	RHB	32	3000	350.0	350.0	43.0
ADS1204IRHBT	VQFN	RHB	32	250	210.0	185.0	35.0

5 x 5, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4224745/A



RHB (S-PVQFN-N32)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) Package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- F. Falls within JEDEC MO-220.



RHB (S-PVQFN-N32)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Exposed Thermal Pad Dimensions


4206356-3/AC 05/15

NOTE: A. All linear dimensions are in millimeters



RHB (S-PVQFN-N32)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- E. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for any larger diameter vias placed in the thermal pad.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated