# Four 1-Bit, 10MHz, 2nd-Order Delta-Sigma Modulators

## FEATURES

- **16-Bit Resolution**
- **14-Bit Linearity**
- **Resolution/Speed Trade-Off: 10-Bit Effective Resolution with 10μs Signal Delay (12-Bit with 19μs)**
- **±2.5V Input Range at 2.5V**
- **Internal Reference Voltage: 2%**
- **Gain Error: 0.5%**
- **Four Independent Delta-Sigma Modulators**
- **Four Input Reference Buffers**
- **Onboard 20MHz Oscillator**
- **Selectable Internal or External Clock**
- **Operating Temperature Range: –40°C to +105°C**
- **QFN-32 (5×5) Package**

## APPLICATIONS

- **Motor Control**
- **Current Measurement**
- **Industrial Process Control**
- **Instrumentation**
- **Smart Transmitters**
- **Portable Instruments**
- **Weight Scales**
- **Pressure Transducers**

## DESCRIPTION

The ADS1204 is a four-channel, high-performance device, with four delta-sigma (ΔΣ) modulators with 100dB dynamic range, operating from a single +5V supply. The differential inputs are ideal for direct connection to transducers in an industrial environment. With the appropriate digital filter and modulator rate, the device can be used to achieve 16-bit analog-to-digital (A/D) conversion with no missing code. Effective resolution of 12 bits can be obtained with a digital filter data rate of 160kHz at a modulator rate of 10MHz. The ADS1204 is designed for use in medium- to high-resolution measurement applications including current measurements, smart transmitters, industrial process control, weight scales, chromatography, and portable instrumentation. It is available in a QFN-32 (5×5) package.



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## ORDERING INFORMATION(1)

| PRODUCT | MAXIMUM INTEGRAL LINEARITY ERROR (LSB) | MAXIMUM GAIN ERROR (%) | PACKAGE-LEAD | PACKAGE DESIGNATOR | SPECIFIED TEMPERATURE RANGE | PACKAGE MARKING | ORDERING NUMBER | TRANSPORT MEDIA, QUANTITY |
|---|---|---|---|---|---|---|---|---|
| ADS1204 | ±3 | ±0.5 | QFN-32 | RHB | –40°C to +105°C | ADS1204I | ADS1204IRHBT | Tape and Reel, 250 |
| | | | | | | | ADS1204IRHBR | Tape and Reel, 3000 |

(1) For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

## ABSOLUTE MAXIMUM RATINGS(1)

Over operating free-air temperature range, unless otherwise noted.

| | ADS1204 | UNIT |
|---|---|---|
| Supply voltage, $AV_{DD}$ to AGND | –0.3 to 6 | V |
| Supply voltage, $BV_{DD}$ to BGND | –0.3 to 6 | V |
| Analog input voltage with respect to AGND | AGND – 0.3 to $AV_{DD}$ + 0.3 | V |
| Reference input voltage with respect to AGND | AGND – 0.3 to $AV_{DD}$ + 0.3 | V |
| Digital input voltage with respect to BGND | BGND – 0.3 to $BV_{DD}$ + 0.3 | V |
| Ground voltage difference, AGND to BGND | ±0.3 | V |
| Voltage differences, $BV_{DD}$ to AGND | –0.3 to 6 | V |
| Input current to any pin except supply | ±10 | mA |
| Power dissipation | See Dissipation Ratings table | |
| Operating virtual junction temperature range, $T_J$ | –40 to +150 | °C |
| Storage temperature range, $T_{STG}$ | –65 to +150 | °C |
| Lead temperature (1.6mm or 1/16″ from case for 10s) | 260 | °C |

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## RECOMMENDED OPERATING CONDITIONS

| PARAMETER | | MIN | NOM | MAX | UNIT |
|---|---|---|---|---|---|
| Supply voltage, AVDD to AGND | | 4.75 | 5 | 5.25 | V |
| Supply voltage, BVDD to BGND | Low-voltage levels | 2.7 | | 3.6 | V |
| | 5V logic levels | 4.5 | 5 | 5.5 | V |
| Reference input voltage | | 0.5 | 2.5 | 2.6 | V |
| Operating common-mode signal | | 0 | | $AV_{DD}$ | V |
| Analog inputs | +IN – (–IN) | 0 | | ±REFIN | V |
| External clock(1) | | 16 | 20 | 24 | MHz |
| Operating free-air temperature range, $T_A$ | | –40 | | +125 | °C |
| Specified free-air temperature range, $T_A$ | | –40 | | +105 | °C |

(1) With reduced accuracy, clock can go from 1MHz up to 32MHz; see Typical Characteristic curves.

## DISSIPATION RATINGS

| PACKAGE | $T_A \le +25°C$ POWER RATING | DERATING FACTOR ABOVE $T_A = +25°C$ (1) | $T_A = +70°C$ POWER RATING | $T_A = +85°C$ POWER RATING | $T_A = +105°C$ POWER RATING |
|---|---|---|---|---|---|
| QFN-32 (5×5) | 3406mW | 27.25mW/°C | 2180mW | 1771mW | 1226mW |

(1) This is the inverse of the traditional junction-to-ambient thermal resistance ($R_{\theta JA}$). Thermal resistances are not production tested and are for informational purposes only.

## ELECTRICAL CHARACTERISTICS

Over recommended operating free-air temperature range at –40°C to +105°C, $AV_{DD}$ = 5V, $BV_{DD}$ = 3V, CH x+ = 0.5V to 4.5V, CH x– = 2.5V, REFIN = REFOUT = internal +2.5V, CLKIN = 20MHz, and 16-bit Sinc$^3$ filter with decimation by 256, unless otherwise noted.

| PARAMETER | | TEST CONDITIONS | ADS1204 MIN | ADS1204 TYP (1) | ADS1204 MAX | UNIT |
|---|---|---|---|---|---|---|
| **RESOLUTION** | | | 16 | | | Bits |
| **DC ACCURACY** | | | | | | |
| INL | Integral linearity error (2) | | | ±1 | ±3 | LSB |
| | | | | ±0.001 | ±0.005 | % FSR |
| | Integral linearity match | | | | ±6 | LSB |
| | | | | | ±0.009 | % FSR |
| DNL | Differential nonlinearity (3) | | | | ±1 | LSB |
| $V_{OS}$ | Input offset error | | | –1.4 | ±3 | mV |
| | Input offset error match | | | | ±2 | mV |
| $TCV_{OS}$ | Input offset error drift | | | ±2 | ±8 | µV/°C |
| $G_{ERR}$ | Gain error (4) | Referenced to $V_{REF}$ | | ±0.08 | ±0.5 | % FSR |
| | Gain error match | | | ±0.185 | ±0.5 | % FSR |
| $TCG_{ERR}$ | Gain error drift | | | ±2 | | ppm/°C |
| PSRR | Power-supply rejection ratio | 4.75V < $AV_{DD}$ < 5.25V | | 78 | | dB |
| **ANALOG INPUT** | | | | | | |
| FSR | Full-scale differential range | (CH x+) – (CH x–); CH x– = 2.5V | | | ±2.5 | V |
| | Specified differential range | (CH x+) – (CH x–); CH x– = 2.5V | | | ±2 | V |
| | Maximum operating input range (3) | | 0 | | $AV_{DD}$ | V |
| | Input capacitance | Common-mode | | 1.5 | | pF |
| | Input leakage current | CLK turned off | | | ±1 | nA |
| | Differential input resistance | | | 100 | | kΩ |
| | Differential input capacitance | | | 2.5 | | pF |
| CMRR | Common-mode rejection ratio | At DC | | 100 | | dB |
| | | $V_{IN}$ = ±1.25$V_{PP}$ at 40kHz | | 110 | | dB |
| BW | Bandwidth | FS sine wave, –3dB | | 50 | | MHz |
| **SAMPLING DYNAMICS** | | | | | | |
| | Internal clock frequency | CLKSEL = 1 | 8 | 10 | 12 | MHz |
| CLKIN | External clock frequency | CLKSEL = 0 | 1 | 20 | 24 | MHz |

(1) All typical values are at $T_A$ = +25°C.
(2) Integral nonlinearity is defined as the maximum deviation of the line through the end points of the specified input range of the transfer curve for CH x+ = –2V to +2V at 2.5V, expressed either as the number of LSBs or as a percent of measured input range (4V).
(3) Specified by design.
(4) Maximum values, including temperature drift, are specified over the full specified temperature range.

## ELECTRICAL CHARACTERISTICS (continued)

Over recommended operating free-air temperature range at –40°C to +105°C, $AV_{DD}$ = 5V, $BV_{DD}$ = 3V, CH x+ = 0.5V to 4.5V, CH x– = 2.5V, REFIN = REFOUT = internal +2.5V, CLKIN = 20MHz, and 16-bit $Sinc^3$ filter with decimation by 256, unless otherwise noted.

| PARAMETER | | TEST CONDITIONS | ADS1204 MIN | ADS1204 TYP(1) | ADS1204 MAX | UNIT |
|---|---|---|---|---|---|---|
| **AC ACCURACY** | | | | | | |
| THD | Total harmonic distortion | $V_{IN}$ = ±2$V_{PP}$ at 5kHz; –40°C ≤ $T_A$ ≤ +85°C | | –96 | –88 | dB |
| | | $V_{IN}$ = ±2$V_{PP}$ at 5kHz; –40°C ≤ $T_A$ ≤ +105°C | | –96 | –87 | dB |
| SFDR | Spurious-free dynamic range | $V_{IN}$ = ±2$V_{PP}$ at 5kHz | 92 | 100 | | dB |
| SNR | Signal-to-noise ratio | $V_{IN}$ = ±2$V_{PP}$ at 5kHz | 86 | 89 | | dB |
| SINAD | Signal-to-noise + distortion | $V_{IN}$ = ±2$V_{PP}$ at 5kHz | 85 | 89 | | dB |
| | Channel-to-channel isolation(5) | $V_{IN}$ = ±2$V_{PP}$ at 50kHz | | 85 | | dB |
| ENOB | Effective number of bits | | 14 | 14.5 | | Bits |
| **VOLTAGE REFERENCE OUTPUT** | | | | | | |
| $V_{OUT}$ | Reference voltage output | | 2.450 | 2.5 | 2.550 | V |
| $dV_{OUT}/dT$ | Output voltage temperature drift | | | ±20 | | ppm/°C |
| | Output voltage noise | f = 0.1Hz to 10Hz, $C_L$ = 10µF | | 10 | | µVrms |
| | | f = 10Hz to 10kHz, $C_L$ = 10µF | | 12 | | µVrms |
| PSRR | Power-supply rejection ratio | | | 60 | | dB |
| $I_{OUT}$ | Output current | | | 10 | | µA |
| $I_{SC}$ | Short-circuit current | | | 0.5 | | mA |
| | Turn-on settling time | to 0.1% at $C_L$ = 0 | | 100 | | µs |
| **VOLTAGE REFERENCE INPUT** | | | | | | |
| $V_{IN}$ | Reference voltage input | | 0.5 | 2.5 | 2.6 | V |
| | Reference input resistance | | | 100 | | MΩ |
| | Reference input capacitance | | | 5 | | pF |
| | Reference input current | | | | 1 | µA |
| **DIGITAL INPUTS(6)** | | | | | | |
| | Logic family | | CMOS with Schmitt Trigger | | | |
| $V_{IH}$ | High-level input voltage | | 0.7 × $BV_{DD}$ | | $BV_{DD}$ + 0.3 | V |
| $V_{IL}$ | Low-level input voltage | | –0.3 | | 0.3 × $BV_{DD}$ | V |
| $I_{IN}$ | Input current | $V_I$ = $BV_{DD}$ or GND | | | ±50 | nA |
| $C_I$ | Input capacitance | | | 5 | | pF |
| **DIGITAL OUTPUTS(6)** | | | | | | |
| | Logic family | | | CMOS | | |
| $V_{OH}$ | High-level output voltage | $BV_{DD}$ = 4.5V, $I_{OH}$ = –100µA | 4.44 | | | V |
| $V_{OL}$ | Low-level output voltage | $BV_{DD}$ = 4.5V, $I_{OL}$ = +100µA | | | 0.5 | V |
| $C_O$ | Output capacitance | | | 5 | | pF |
| $C_L$ | Load capacitance | | | | 30 | pF |
| | Data format | | | Bit stream | | |

(5) Specified by design.
(6) Applicable for 5.0V nominal supply: $BV_{DD}$ (min) = 4.5V and $BV_{DD}$ (max) = 5.5V.

## ELECTRICAL CHARACTERISTICS (continued)

Over recommended operating free-air temperature range at –40°C to +105°C, $AV_{DD}$ = 5V, $BV_{DD}$ = 3V, CH x+ = 0.5V to 4.5V, CH x– = 2.5V, REFIN = REFOUT = internal +2.5V, CLKIN = 20MHz, and 16-bit $Sinc^3$ filter with decimation by 256, unless otherwise noted.

| PARAMETER | | TEST CONDITIONS | ADS1204 MIN | ADS1204 TYP(1) | ADS1204 MAX | UNIT |
|---|---|---|---|---|---|---|
| **DIGITAL INPUTS(7)** | | | | | | |
| | Logic family | | | LVCMOS | | |
| $V_{IH}$ | High-level input voltage | $BV_{DD}$ = 3.6V | 2 | | $BV_{DD}$ + 0.3 | V |
| $V_{IL}$ | Low-level input voltage | $BV_{DD}$ = 2.7V | –0.3 | | 0.8 | V |
| $I_{IN}$ | Input current | $V_I$ = $BV_{DD}$ or GND | | | ±50 | nA |
| $C_I$ | Input capacitance | | | 5 | | pF |
| **DIGITAL OUTPUTS(7)** | | | | | | |
| | Logic family | | | LVCMOS | | |
| $V_{OH}$ | High-level output voltage | $BV_{DD}$ = 2.7V, $I_{OH}$ = –100µA | $BV_{DD}$ – 0.2 | | | V |
| $V_{OL}$ | Low-level output voltage | $BV_{DD}$ = 2.7V, $I_{OL}$ = +100µA | | | 0.2 | V |
| $C_O$ | Output capacitance | | | 5 | | pF |
| $C_L$ | Load capacitance | | | | 30 | pF |
| | Data format | | | Bit stream | | |
| **POWER SUPPLY** | | | | | | |
| $AV_{DD}$ | Analog supply voltage | | 4.5 | | 5.5 | V |
| $BV_{DD}$ | Buffer I/O supply voltage | Low-voltage levels | 2.7 | | 3.6 | V |
| | | 5V logic levels | 4.5 | | 5.5 | V |
| $AI_{DD}$ | Analog operating supply current | CLKSEL = 1 | | 22.5 | 30 | mA |
| | | CLKSEL = 0 | | 22.4 | 29 | mA |
| $BI_{DD}$ | Buffer I/O operating supply current | $BV_{DD}$ = 3V, CLKOUT = 10MHz | | | 4 | mA |
| | | $BV_{DD}$ = 5V, CLKOUT = 10MHz | | | 4 | mA |
| | Power dissipation | CLKSEL = 0 | | 122 | 145 | mW |
| | | CLKSEL = 1 | | 112.5 | 150 | mW |

(7) Applicable for 3.0V nominal supply: $BV_{DD}$ (min) = 2.7V and $BV_{DD}$ (max) = 3.6V.

### EQUIVALENT INPUT CIRCUITS




Equivalent Analog Input Circuit




Equivalent Digital Input Circuit

NOTE: The thermal pad is internally connected to the substrate. This pad can be connected to the analog ground or left floating. Keep the thermal pad separate from the digital ground, if possible.

## PIN ASSIGNMENTS

**RHB PACKAGE[1]**
**QFN-32**
**(TOP VIEW)**




(1) The thermal pad is internally connected to the substrate. This pad can be connected to the analog ground or left floating. Keep the thermal pad separate from the digital ground, if possible.

## TERMINAL FUNCTIONS

| TERMINAL | | I/O[1] | DESCRIPTION |
|---|---|---|---|
| NAME | NO. | | |
| CH A+ | 1 | AI | Analog input of channel A: noninverting input |
| CH A– | 2 | AI | Analog input of channel A: inverting input |
| CH B+ | 3 | AI | Analog input of channel B: noninverting input |
| CH B– | 4 | AI | Analog input of channel B: inverting input |
| CH C– | 5 | AI | Analog input of channel C: inverting input |
| CH C+ | 6 | AI | Analog input of channel C: noninverting input |
| CH D– | 7 | AI | Analog input of channel D: inverting input |
| CH D+ | 8 | AI | Analog input of channel D: noninverting input |
| REFIN D | 9 | AI | Reference voltage input of channel D: pin for external reference voltage |
| REFIN C | 10 | AI | Reference voltage input of channel C: pin for external reference voltage |
| AGND | 11 | — | Analog ground |
| AVDD | 12 | P | Analog power supply; nominal 5V |
| NC | 13 | — | No connection; this pin is left unconnected |
| $AV_{DD}$ | 14 | P | Analog power supply; nominal 5V |
| AGND | 15 | — | Analog ground |
| CLKSEL | 16 | I | Clock select between internal clock (CLKSEL = 1) or external clock (CLKSEL = 0) |
| CLKIN | 17 | I | External clock input |
| $BV_{DD}$ | 18 | P | Digital interface power supply; from 2.7V to 5.5V |
| BGND | 19 | — | Interface ground |
| CLKOUT | 20 | O | System clock output |

(1) AI = Analog Input; AO = Analog Output; I = Input; O = Output; P = Power Supply.

## TERMINAL FUNCTIONS (continued)

| TERMINAL | | I/O[1] | DESCRIPTION |
|---|---|---|---|
| NAME | NO. | | |
| OUT D | 21 | O | Bit stream from channel D modulator |
| OUT C | 22 | O | Bit stream from channel C modulator |
| OUT B | 23 | O | Bit stream from channel B modulator |
| OUT A | 24 | O | Bit stream from channel A modulator |
| NC | 25 | — | No connection; this pin is left unconnected |
| AGND | 26 | — | Analog ground |
| $AV_{DD}$ | 27 | P | Analog power supply; nominal 5V |
| REFOUT | 28 | AO | Reference voltage output: output pin of the internal reference source; nominal 2.5V |
| $AV_{DD}$ | 29 | P | Analog power supply; nominal 5V |
| AGND | 30 | — | Analog ground |
| REFIN B | 31 | AI | Reference voltage input of channel B: pin for external reference voltage |
| REFIN A | 32 | AI | Reference voltage input of channel A: pin for external reference voltage |

## PARAMETER MEASUREMENT INFORMATION




**Figure 1. ADS1204 Timing Diagram**

## TIMING REQUIREMENTS: 5.0V(1)

Over recommended operating free-air temperature range at –40°C to +105°C, $AV_{DD}$ = 5V, and $BV_{DD}$ = 5V, unless otherwise noted.

| PARAMETER | | MIN | MAX | UNIT |
|---|---|---|---|---|
| $t_{C1}$ | CLKIN period | 41.6 | 1000 | ns |
| $t_{W1}$ | CLKIN high time | 10 | $t_{C1}$ – 10 | ns |
| $t_{C2}$ | CLKOUT period using internal oscillator (CLKSEL = 1) | 83 | 125 | ns |
| | CLKOUT period using external clock (CLKSEL = 0) | 2 × $t_{C1}$ | | ns |
| $t_{W2}$ | CLKOUT high time | ($t_{C2}$/2) – 5 | ($t_{C2}$/2) + 5 | ns |
| $t_{D1}$ | CLKOUT rising edge delay after CLKIN rising edge | 0 | 10 | ns |
| $t_{D2}$ | CLKOUT falling edge delay after CLKIN rising edge | 0 | 10 | ns |
| $t_{D3}$ | Data valid delay after rising edge of CLKOUT (CLKSEL = 1) | ($t_{C2}$/4) – 8 | ($t_{C2}$/4) + 8 | ns |
| $t_{D4}$ | Data valid delay after rising edge of CLKOUT (CLKSEL = 0) | $t_{W1}$ – 3 | $t_{W1}$ + 7 | ns |

(1) Applicable for 5.0V nominal supply: $BV_{DD}$ (min) = 4.5V and $BV_{DD}$ (max) = 5.5V. All input signals are specified with $t_R$ = $t_F$ = 5ns (10% to 90% of $BV_{DD}$) and timed from a voltage level of ($V_{IL}$ + $V_{IH}$)/2. See Figure 1.

## TIMING REQUIREMENTS: 3.0V(1)

Over recommended operating free-air temperature range at –40°C to +105°C, $AV_{DD}$ = 5V, and $BV_{DD}$ = 5V, unless otherwise noted.

| PARAMETER | | MIN | MAX | UNIT |
|---|---|---|---|---|
| $t_{C1}$ | CLKIN period | 41.6 | 1000 | ns |
| $t_{W1}$ | CLKIN high time | 10 | $t_{C1}$ – 10 | ns |
| $t_{C2}$ | CLKOUT period using internal oscillator (CLKSEL = 1) | 83 | 125 | ns |
| | CLKOUT period using external clock (CLKSEL = 0) | 2 × $t_{C1}$ | | ns |
| $t_{W2}$ | CLKOUT high time | ($t_{C2}$/2) – 5 | ($t_{C2}$/2) + 5 | ns |
| $t_{D1}$ | CLKOUT rising edge delay after CLKIN rising edge | 0 | 10 | ns |
| $t_{D2}$ | CLKOUT falling edge delay after CLKIN rising edge | 0 | 10 | ns |
| $t_{D3}$ | Data valid delay after rising edge of CLKOUT (CLKSEL = 1) | ($t_{C2}$/4) – 8 | ($t_{C2}$/4) + 8 | ns |
| $t_{D4}$ | Data valid delay after rising edge of CLKOUT (CLKSEL = 0) | $t_{W1}$ – 3 | $t_{W1}$ + 7 | ns |

(1) Applicable for 3.0V nominal supply: $BV_{DD}$ (min) = 2.7V and $BV_{DD}$ (max) = 3.6V. All input signals are specified with $t_R$ = $t_F$ = 5ns (10% to 90% of $BV_{DD}$) and timed from a voltage level of ($V_{IL}$ + $V_{IH}$)/2. See Figure 1.

## TYPICAL CHARACTERISTICS

$AV_{DD}$ = 5V, $BV_{DD}$ = 3V, CH x+ = +0.5V to +4.5V, CH x– = +2.5V, REFIN = external, CLKSEL = 0, and 16-bit $Sinc^3$ filter, with OSR = 256, unless otherwise noted.

**INTEGRAL NONLINEARITY vs INPUT SIGNAL (CLKIN = 20MHz)**




**Figure 2.**

**INTEGRAL NONLINEARITY vs INPUT SIGNAL (CLKIN = 32MHz)**




**Figure 3.**

**INTEGRAL LINEARITY MATCH OF CHANNELS vs INPUT SIGNAL**




**Figure 4.**

**MAXIMUM INTEGRAL NONLINEARITY vs TEMPERATURE**




**Figure 5.**

**OFFSET vs TEMPERATURE**




**Figure 6.**

**OFFSET MATCH vs TEMPERATURE**




**Figure 7.**

## TYPICAL CHARACTERISTICS (continued)

$AV_{DD}$ = 5V, $BV_{DD}$ = 3V, CH x+ = +0.5V to +4.5V, CH x– = +2.5V, REFIN = external, CLKSEL = 0, and 16-bit $Sinc^3$ filter, with OSR = 256, unless otherwise noted.

**OFFSET vs POWER SUPPLY**




**Figure 8.**

**INTERNAL REFERENCE vs TEMPERATURE**




**Figure 9.**

**GAIN ERROR vs TEMPERATURE**




**Figure 10.**

**GAIN MATCH vs TEMPERATURE**




**Figure 11.**

**SNR vs TEMPERATURE**




**Figure 12.**

**SINAD vs TEMPERATURE**




**Figure 13.**

## TYPICAL CHARACTERISTICS (continued)

$AV_{DD}$ = 5V, $BV_{DD}$ = 3V, CH x+ = +0.5V to +4.5V, CH x– = +2.5V, REFIN = external, CLKSEL = 0, and 16-bit $Sinc^3$ filter, with OSR = 256, unless otherwise noted.

**THD vs TEMPERATURE**




**Figure 14.**

**SFDR vs TEMPERATURE**




**Figure 15.**

**SFDR AND THD vs INPUT FREQUENCY (CLKIN = 20MHz)**




**Figure 16.**

**SFDR AND THD vs INPUT FREQUENCY (CLKIN = 32MHz)**




**Figure 17.**

**FREQUENCY SPECTRUM (4096 Point FFT, $f_{IN}$ = 1kHz, $4V_{PP}$)**




**Figure 18.**

**FREQUENCY SPECTRUM (4096 Point FFT, $f_{IN}$ = 5kHz, $4V_{PP}$)**




**Figure 19.**

## TYPICAL CHARACTERISTICS (continued)

$AV_{DD}$ = 5V, $BV_{DD}$ = 3V, CH x+ = +0.5V to +4.5V, CH x– = +2.5V, REFIN = external, CLKSEL = 0, and 16-bit $Sinc^3$ filter, with OSR = 256, unless otherwise noted.




**Figure 20.**




**Figure 21.**




**Figure 22.**




**Figure 23.**




**Figure 24.**




**Figure 25.**

## GENERAL DESCRIPTION

The ADS1204 is a four-channel, second-order, CMOS device with four delta-sigma (ΔΣ) modulators, designed for medium- to high-resolution A/D signal conversions from dc to 39kHz (filter response –3dB) if an oversampling ratio (OSR) of 64 is chosen. The output of the converter (OUTX) provides a stream of digital ones and zeros. The time average of this serial output is proportional to the analog input voltage.

The modulator shifts the quantization noise to high frequencies. A low-pass digital filter should be used at the output of the ΔΣ modulator. The filter serves two functions. First, it filters out high-frequency noise. Second, the filter converts the 1-bit data stream at a high sampling rate into a higher-bit data word at a lower rate (decimation).

An application-specific integrated circuit (ASIC) or field-programmable gate array (FPGA) could be used to implement the digital filter. Figure 26 and Figure 27 show typical application circuits with the ADS1204 connected to an FPGA.

The overall performance (that is, speed and accuracy) depends on the selection of an appropriate OSR and filter type. A higher OSR produces greater output accuracy while operating at a lower refresh rate. Alternatively, a lower OSR produces lower output accuracy, but operates at a higher refresh rate. This system allows flexibility with the digital filter design and is capable of A/D conversion results that have a dynamic range exceeding 100dB with an OSR equal to 256.




**Figure 26. Single-Ended Connection Diagram for the ADS1204 ΔΣ Modulator**




**Figure 27. Differential Connection Diagram for the ADS1204 ΔΣ Modulator**

## THEORY OF OPERATION

The differential analog input of the ADS1204 is implemented with a switched-capacitor circuit. This circuit implements a second-order modulator stage, which digitizes the analog input signal into a 1-bit output stream. The clock source can be internal as well as external. Different frequencies for this clock allow for a variety of solutions and signal bandwidths. Every analog input signal is continuously sampled by the modulator and compared to a reference voltage that is applied to the REFINx pin. A digital stream, which accurately represents the analog input voltage over time, appears at the output of the corresponding converter.

## ANALOG INPUT STAGE

### Analog Input

The topology of the analog inputs of ADS1204 is based on fully differential switched-capacitor architecture. This input stage provides the mechanism to achieve low system noise, high common-mode rejection (100dB), and excellent power-supply rejection.

The input impedance of the analog input is dependent on the modulator clock frequency ($f_{CLK}$), which is also the sampling frequency of the modulator. Figure 28 shows the basic input structure of one channel of the ADS1204. The relationship between the input impedance of the ADS1204 and the modulator clock frequency is shown in Equation 1:

$$Z_{IN} = \frac{100k\Omega}{f_{MOD}/10MHz} \quad (1)$$

The input impedance becomes a consideration in designs where the source impedance of the input signal is high. This high impedance may cause degradation in gain, linearity, and THD. The importance of this effect depends on the desired system performance. There are two restrictions on the analog input signals, CH x+ and CH x–. If the input voltage exceeds the range (GND – 0.3V) to ($V_{DD}$ + 0.3V), the input current must be limited to 10mA because the input protection diodes on the front end of the converter will begin to turn on. In addition, the linearity and the noise performance of the device are ensured only when the differential analog voltage resides within ±2V (with $V_{REF}$ as a midpoint); however, the FSR input voltage is ±2.5V.




**Figure 28. Input Impedance of the ADS1204**

### Modulator

The ADS1204 can be operated in two modes. When CKLSEL = 1, the four modulators operate using the internal clock, which is fixed at 20MHz. When CKLSEL = 0, the modulators operate using an external clock . In both modes, the clock is divided by two internally and functions as the modulator clock. The frequency of the external clock can vary from 1MHz to 32MHz to adjust for the clock requirements of the application.

The modulator topology is fundamentally a second-order, switched-capacitor, ΔΣ modulator, such as the one conceptualized in Figure 29. The analog input voltage and the output of the 1-bit digital-to-analog converter (DAC) are differentiated, providing analog voltages at X2 and X3. The voltages at X2 and X3 are presented to their individual integrators. The output of these integrators progresses in a negative or positive direction. When the value of the signal at X4 equals the comparator reference voltage, the output of the comparator switches from negative to positive, or positive to negative, depending on its original state. When the output value of the comparator switches from high to low or vice versa, the 1-bit DAC responds on the next clock pulse by changing its analog output voltage at X6, causing the integrators to progress in the opposite direction. The feedback of the modulator to the front end of the integrators forces the value of the integrator output to track the average of the input.

## DIGITAL OUTPUT

A differential input signal of 0V will ideally produce a stream of ones and zeros that are high 50% of the time and low 50% of the time. A differential input of +2V produces a stream of ones and zeros that are high 80% of the time. A differential input of –2V produces a stream of ones and zeros that are high 20% of the time. The input voltage versus the output modulator signal is shown in Figure 30.




**Figure 29. Block Diagram of the Second-Order Modulator**




**Figure 30. Analog Input vs Modulator Output of the ADS1204**

# DIGITAL INTERFACE

## INTRODUCTION

The analog signal connected to the input of the ΔΣ modulator is converted using the clock signal applied to the modulator. The result of the conversion, or modulation, is generated and sent to the OUTx pin from the ΔΣ modulator. In most applications where a direct connection is realized between the ΔΣ modulator and an ASIC or FPGA (each with an implemented filter), the two standard signals per modulator (CLKOUT and OUTx) are provided from the modulator. The output clock signal is equal for all four modulators. If CLKSEL = 1, CLKIN must always be set either high or low.

## MODES OF OPERATION

The system clock of the ADS1204 is 20MHz by default. The system clock can be provided either from the internal 20MHz RC oscillator or from an external clock source. For this purpose, the CLKIN pin is provided; it is controlled by the mode setting, CLKSEL.

The system clock is divided by two for the modulator clock. Therefore, the default clock frequency of the modulator is 10MHz. With a possible external clock range of 1MHz to 32MHz, the modulator operates between 500kHz and 16MHz.

## FILTER USAGE

The modulator generates only a bitstream, which does not output a digital word like an A/D converter. In order to output a digital word equivalent to the analog input voltage, the bitstream must be processed by a digital filter.

A very simple filter, built with minimal effort and hardware, is the Sinc$^3$ filter shown in Equation 2:

$$H(z) = \left( \frac{1 - z^{-OSR}}{1 - z^{-1}} \right)^2 \quad (2)$$

This filter provides the best output performance at the lowest hardware size (for example, a count of digital gates). For oversampling ratios in the range of 16 to 256, this is a good choice. All the characterizations in the data sheet are also done using a Sinc$^3$ filter with an oversampling ratio of OSR = 256 and an output word width of 16 bits.

In a Sinc$^3$ filter response (shown in Figure 31 and Figure 32), the location of the first notch occurs at the frequency of output data rate $f_{DATA} = f_{CLK}/OSR$. The –3dB point is located at half the Nyquist frequency or $f_{DATA}/4$. For some applications, it may be necessary to use another filter type for better frequency response.

This performance can be improved, for example, by a cascaded filter structure. The first decimation stage can be a Sinc$^3$ filter with a low OSR and the second stage a high-order filter.

For more information, see application note SBAA094, *Combining the ADS1202 with an FPGA Digital Filter for Current Measurement in Motor Control Applications*, available for download at www.ti.com.




**Figure 31. Frequency Response of Sinc$^3$ Filter**




**Figure 32. Pulse Response of Sinc$^3$ Filter ($f_{MOD}$ = 10MHz)**

The effective number of bits (ENOB) can be used to compare the performance of A/D converters and ΔΣ modulators. Figure 33 shows the ENOB of the ADS1204 with different filter types. In this data sheet, the ENOB is calculated from the SNR as shown in Equation 3:

$$SNR = 1.76dB + 6.02dB \times ENOB \quad (3)$$




**Figure 33. Measured ENOB vs OSR**

In motor control applications, a very fast response time for overcurrent detection is required. There is a constraint between 1µs and 5µs with 3 bits to 7 bits resolution. The time for full settling is dependent on the filter order. Therefore, the full settling of the $Sinc^3$ filter needs three data clocks and the $Sinc^2$ filter needs two data clocks. The data clock is equal to the modulator clock divided by the OSR. For overcurrent protection, filter types other than $Sinc^3$ might be a better choice. A simple example is a $Sinc^2$ filter. Figure 34 compares the settling time of different filter types. The Sincfast is a modified $Sinc^2$ filter as Equation 4 shows:

$$H(z) = \left( \frac{1 - z^{-OSR}}{1 - z^{-1}} \right)^2 (1 + z^{-2 \times OSR}) \quad (4)$$




**Figure 34. Measured ENOB vs Settling Time**

For more information, see application note SBAA094, *Combining the ADS1202 with an FPGA Digital Filter for Current Measurement in Motor Control Applications*, available for download at www.ti.com.

# LAYOUT CONSIDERATIONS

## POWER SUPPLIES

An applied external digital filter rejects high-frequency noise. PSRR and CMRR improve at higher frequencies because the digital filter suppresses high-frequency noise.

However, the suppression of the filter is not infinite, so high-frequency noise still influences the conversion result. Inputs to the ADS1204, such as CH x+, CH x–, and CLKIN, should not be present before the power supply is on. Violating this condition could cause latch-up. If these signals are present before the supply is on, series resistors should be used to limit the input current to a maximum of 10mA. Experimentation may be the best way to determine the appropriate connection between the ADS1204 and different power supplies.

## GROUNDING

Analog and digital sections of the design must be carefully and cleanly partitioned. Each section should have its own ground plane with no overlap between them. Do not join the ground planes; instead, connect the two with a moderate signal trace underneath the converter. However, for different applications with DSPs and switching power supplies, this process might be different.

For multiple converters, connect the two ground planes as close as possible to one central location for all of the converters. In some cases, experimentation may be required to find the best point to connect the two planes together.

## DECOUPLING

Good decoupling practices must be used for the ADS1204 and for all components in the design. All decoupling capacitors, specifically the 0.1µF ceramic capacitors, must be placed as close as possible to the pin being decoupled. A 1µF and 10µF capacitor, in parallel with the 0.1µF ceramic capacitor, can be used to decouple $AV_{DD}$ to AGND as well as $BV_{DD}$ to BGND. At least one 0.1µF ceramic capacitor must be used to decouple every $AV_{DD}$ to AGND and $BV_{DD}$ to BGND, as well as for the digital supply on each digital component.

The digital supply sets the I/O voltage for the interface and can be set within a range of 2.7V to 5.5V.

In cases where both the analog and digital I/O supplies share the same supply source, an RC filter of 10Ω and 0.1µF can be used to help reduce the noise in the analog supply.

## Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

**Changes from Revision B (August 2007) to Revision C** **Page**

- Updated document format ..... 1
- Extended operating temperature range from +85°C to +105°C throughout document ..... 1
- Deleted operating free-air temperature range row from *Absolute Maximum Ratings* table ..... 2
- Added free-air temperature range ratings to *Recommended Operating Conditions* table ..... 2
- Changed *Dissipation Ratings* table ..... 3
- Changed typical specification in *Input capacitance* row of *Analog Input* section of *Electrical Characteristics* table ..... 3
- Added additional specification for Total Harmonic Distortion in *AC Accuracy* section of *Electrical Characteristics* table ..... 3
- Deleted test condition of $V_{OUT}$ row in *Voltage Reference Output* section of *Electrical Characteristics* table ..... 3
- Updated typical characteristic graphs to reflect extended temperature range ..... 9

**Changes from Revision A (June 2004) to Revision B** **Page**

- Added note to QFN package ..... 6

## PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan (2) | Lead/Ball Finish (6) | MSL Peak Temp (3) | Op Temp (°C) | Device Marking (4/5) | Samples |
|---|---|---|---|---|---|---|---|---|---|---|---|
| ADS1204IRHBR | ACTIVE | VQFN | RHB | 32 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 105 | ADS 1204I | Samples |
| ADS1204IRHBT | ACTIVE | VQFN | RHB | 32 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 105 | ADS 1204I | Samples |

(1) The marketing status values are defined as follows:
**ACTIVE:** Product device recommended for new designs.
**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.
**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

## TAPE AND REEL INFORMATION

**REEL DIMENSIONS**




**TAPE DIMENSIONS**




| | |
|---|---|
| A0 | Dimension designed to accommodate the component width |
| B0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**




*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| ADS1204IRHBR | VQFN | RHB | 32 | 3000 | 330.0 | 12.4 | 5.3 | 5.3 | 1.5 | 8.0 | 12.0 | Q2 |
| ADS1204IRHBT | VQFN | RHB | 32 | 250 | 180.0 | 12.4 | 5.3 | 5.3 | 1.5 | 8.0 | 12.0 | Q2 |

TAPE AND REEL BOX DIMENSIONS




*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|---|---|---|---|---|---|---|---|
| ADS1204IRHBR | VQFN | RHB | 32 | 3000 | 350.0 | 350.0 | 43.0 |
| ADS1204IRHBT | VQFN | RHB | 32 | 250 | 210.0 | 185.0 | 35.0 |

# GENERIC PACKAGE VIEW

## RHB 32

## VQFN - 1 mm max height

**5 x 5, 0.5 mm pitch**

PLASTIC QUAD FLATPACK - NO LEAD




Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

4224745/A

RHB (S–PVQFN–N32) PLASTIC QUAD FLATPACK NO–LEAD




NOTES:
A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M–1994.
B. This drawing is subject to change without notice.
C. QFN (Quad Flatpack No–Lead) Package configuration.
D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
F. Falls within JEDEC MO–220.

RHB (S–PVQFN–N32) PLASTIC QUAD FLATPACK NO–LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No–Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




Bottom View

Exposed Thermal Pad Dimensions

4206356–3/AC 05/15

NOTE: A. All linear dimensions are in millimeters

# RHB (S–PVQFN–N32) PLASTIC QUAD FLATPACK NO–LEAD




NOTES:
A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat–Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>.
D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
E. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for any larger diameter vias placed in the thermal pad.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI’s products are provided subject to TI’s Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265