











ADS125H01

SBAS999 - JUNE 2019

# ADS125H01 ±20-V Input, 40-kSPS, 24-Bit, Delta-Sigma ADC With PGA

### 1 Features

- ±20-V input, 24-bit delta-sigma ADC
- Programmable data rate: 2.5 SPS to 40 kSPS
- High-voltage, 1-GΩ input impedance PGA:
  - Differential input range: up to ±20 V
  - Common-mode input voltage: up to ±15.5 V
  - Programmable gain: 0.125 to 128
- High-performance ADC:
  - Noise: 45 nV<sub>RMS</sub> (gain = 128 SPS, 20 SPS)
  - CMRR: 105 dB
  - 50-Hz and 60-Hz rejection: 95 dB
  - Offset drift: 10 nV/°CGain drift: 1 ppm/°C
  - INL: 2 ppm
- Integrated features and diagnostics:
  - Clock oscillator: 2.5% error (maximum)
  - Signal and reference voltage monitors
  - Cyclic redundancy check (CRC)
- Power supplies:
  - AVDD: 4.75 V to 5.25 V
  - DVDD: 2.7 V to 5.25 V
  - HVDD: ±5 V to ±18 V
- Operating temperature: –40°C to +125°C
- 5-mm x 5-mm VQFN package

## 2 Applications

- PLC analog input modules:
  - Voltage (such as ±10 V or 0 V to 5 V)
  - Current (such as 4 mA to 20 mA with shunt)
  - Temperature (such as thermocouples)
- Test and measurement:
  - High common-mode voltage inputs
  - Battery testing
  - High-side current measurement

## 3 Description

The ADS125H01 is a  $\pm 20$ -V input, 24-bit, delta-sigma ( $\Delta\Sigma$ ) analog-to-digital converter (ADC). The ADC features a low-noise programmable gain amplifier (PGA), a clock oscillator, and signal or reference out-of-range monitors.

The integration of a wide input range, ±18-V supply PGA and an ADC into a single package reduces board area up to 50% compared to discrete solutions.

Programmable gains of 0.125 to 128 (corresponding to an equivalent input range from  $\pm 20$  V to  $\pm 20$  mV) eliminates the need for an external attenuator or external gain stages. A 1-G $\Omega$  minimum input impedance reduces error caused by sensor loading. Additionally, the low noise and low drift performance allow direct connections to strain-gauge bridge and thermocouple sensors that are affected by high common-mode voltage.

The digital filter attenuates 50-Hz and 60-Hz line cycle noise for data rates ≤ 50 SPS or 60 SPS to reduce measurement error. The filter also provides no-latency conversion data for high data throughput during channel sequencing.


The ADS125H01 is housed in a 5-mm  $\times$  5-mm VQFN package and is fully specified over the -40 $^{\circ}$ C to +125 $^{\circ}$ C temperature range.

## Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
ADS125H01	VQFN (32)	5.00 mm × 5.00 mm

 For all available packages, see the orderable addendum at the end of the data sheet.

## **Functional Block Diagram**





## **Table of Contents**

1	Features 1		8.6 Register Map	. 37
2	Applications 1	9	Application and Implementation	49
3	Description 1		9.1 Application Information	. 49
4	Revision History2		9.2 Typical Application	. 50
5	Device Comparison Table3	10	Power Supply Recommendations	53
6	Pin Configuration and Functions 4		10.1 Power-Supply Decoupling	. 53
7	Specifications5		10.2 Analog Power-Supply Clamp	. 53
•	7.1 Absolute Maximum Ratings		10.3 Power-Supply Sequencing	. 53
	7.2 ESD Ratings		10.4 5-V to ±15-V DC-DC Converter	. 53
	7.3 Recommended Operating Conditions	11	Layout	54
	7.4 Thermal Information		11.1 Layout Guidelines	. 54
	7.5 Electrical Characteristics		11.2 Layout Example	. 55
	7.6 Timing Requirements 8	12	Device and Documentation Support	56
	7.7 Switching Characteristics		12.1 Documentation Support	
	7.8 Typical Characteristics		12.2 Receiving Notification of Documentation Updates	s <mark>56</mark>
8	Detailed Description		12.3 Community Resources	. 56
•	8.1 Overview		12.4 Trademarks	. 56
	8.2 Functional Block Diagram		12.5 Electrostatic Discharge Caution	. 56
	8.3 Feature Description		12.6 Glossary	. 56
	8.4 Device Functional Modes	13	Mechanical, Packaging, and Orderable	
	8.5 Programming		Information	56
	0.5 Frogramming			

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
June 2019	*	Initial release.



www.ti.com


# 5 Device Comparison Table

PART NUMBER	SINGLE-ENDED, DIFFERENTIAL CHANNELS	INTERNAL REFERENCE	GPIOs	SENSOR CURRENT SOURCES	TEMPERATURE SENSOR
ADS125H01	1, 1	No	0	0	No
ADS125H02	2, 1	Yes	4	2	Yes



## 6 Pin Configuration and Functions

#### RHB Package 32-Pin VQFN Top View



#### **Pin Functions**

	PIN FUNCTIONS					
NO.	NAME	I/O	DESCRIPTION			
1	REFP	Analog input	Positive reference input			
2	CAPP	Analog output	PGA output P; connect a 1-nF C0G dielectric capacitor from CAPP to CAPN			
3	CAPN	Analog output	PGA output N; connect a 1-nF C0G dielectric capacitor from CAPP to CAPN			
4	AVDD	Analog	Low-voltage analog power supply (5 V)			
5	AGND	Analog	Analog ground; connect to the ADC ground plane			
6	NC	_	No connection; electrically float or tie to AGND			
7	RESET	Digital input	Reset; active low			
8	START	Digital input	Conversion start, active high			
9	CS2	Digital input	Serial interface chip select 2 to select the PGA for communication			
10	CS1	Digital input	Serial interface chip select 1 to select the ADC for communication			
11	SCLK	Digital input	Serial interface shift clock			
12	DIN	Digital input	Serial interface data input			
13	DRDY	Digital output	Data ready; active low			
14	DOUT/DRDY	Digital output	Serial interface data output or data-ready output, active low			
15	BYPASS	Analog output	2-V subregulator output; connect a 1-µF capacitor to DGND			
16	DGND	Digital	Digital ground; connect to the ADC ground plane			
17	DVDD	Digital	Digital power supply (3 V to 5 V)			
18	CLKIN	Digital input	External clock input; connect to DGND for internal oscillator operation			
19	HV_AVSS	Analog	High-voltage negative analog power supply			
20	HV_AVDD	Analog	High-voltage positive analog power supply			
21 – 25	NC	_	No connection; electrically float or tie to AGND			
26	AINN	Analog input	Negative analog input			
27	AINP	Analog input	Positive analog input			
28 – 31	NC	_	No connection; electrically float or tie to AGND			
32	REFN	Analog input	Negative reference input			
Thermal pad			Exposed thermal pad; connect to DGND; see the recommended PCB land pattern at the end of the document			

Submit Documentation Feedback

Copyright © 2019, Texas Instruments Incorporated



## 7 Specifications

## 7.1 Absolute Maximum Ratings

see (1)

		MIN	MAX	UNIT
	HV_AVDD to HV_AVSS	-0.3	38	
	HV_AVSS to AGND	-19	0.3	
Power-supply voltage	AVDD to AGND	-0.3	6	V
	DVDD to DGND	-0.3	6	
	AGND to DGND	-0.1	0.1	
Analag input valtage	AINP, AINN	HV_AVSS - 0.3	HV_AVDD + 0.3	<b>V</b>
Analog input voltage	REFP, REFN	AGND - 0.3	AVDD + 0.3	V
Digital input voltage	CS1, CS2, SCLK, DIN, START, RESET, CLKIN, DRDY, DOUT/DRDY	DGND - 0.3	DVDD + 0.3	٧
Input current	Continuous <sup>(2)</sup>	-10	10	mA
Tomporatura	Junction, T <sub>J</sub>		150	Ĵ
Temperature	Storage, T <sub>stg</sub>	-60	150	C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 7.2 ESD Ratings

			VALUE	UNIT
\/	Flootrootatio dipoharma	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	TBD	V
V(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±250	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

<sup>(2)</sup> Input and output pins are diode-clamped to the internal power supplies. Limit the input current to 10 mA in the event the analog input voltage exceeds HV\_AVDD + 0.3 V or HV\_AVSS - 0.3 V, or if the reference input exceeds AVDD + 0.3 V or AGND - 0.3 V, or if the digital input voltage exceeds DVDD + 0.3 V or DGND - 0.3 V.



## 7.3 Recommended Operating Conditions

over operating ambient temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
POWER	SUPPLY	-				
		HV_AVDD to HV_AVSS	10		36	
	High-voltage analog power supplies	HV_AVSS to AGND	-18		0	V
		HV_AVDD to AGND <sup>(1)</sup>	5		36	
	Low-voltage analog power supply	AVDD to AGND	4.75	5	5.25	٧
	Digital power supply	DVDD to DGND	2.7		5.25	V
SIGNAL	INPUTS					
V <sub>(AINx)</sub>	Absolute input voltage		See the PC	GA Operating Range	section	V
V <sub>IN</sub>	Differential input voltage range (2)	$V_{IN} = V_{AINP} - V_{AINN}$	-20	±V <sub>REF</sub> / Gain	20	٧
VOLTA	GE REFERENCE INPUTS					
V <sub>REF</sub>	Reference voltage input	$V_{REF} = V_{(REFP)} - V_{(REFN)}$	0.9		AVDD	V
V <sub>(REFN)</sub>	Negative reference voltage		AGND - 0.05		V <sub>(REFP)</sub> – 0.9	V
V <sub>(REFP)</sub>	Positive reference voltage		V <sub>(REFN)</sub> + 0.9		AVDD + 0.05	V
	INPUTS					
	Input voltage		DGND		DVDD	V
EXTERN	NAL CLOCK <sup>(3)</sup>					
,	F	f <sub>DATA</sub> < 40000 SPS	1	7.3728	8	N 41 1
f <sub>CLK</sub>	Frequency	f <sub>DATA</sub> = 40000 SPS only	1	10.24	10.75	MHz
	Duty cycle		40%		60%	
TEMPE	RATURE RANGE					
T <sub>A</sub>	Operating ambient temperature		-45		125	°C

- 1) HV\_AVDD can be connected to AVDD if AVDD ≥ 5 V.
- The full differential input voltage range is limited under certain conditions. See the *PGA Operating Range* section for details.
- (3) Data rates scale with clock frequency.

## 7.4 Thermal Information

		ADS125H01	
	THERMAL METRIC <sup>(1)</sup>	RHB (VQFN)	UNIT
		32 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	35.2	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	19.0	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	15.8	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.3	°C/W
ΨЈВ	Junction-to-board characterization parameter	15.7	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	8.0	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



www.ti.com

## 7.5 Electrical Characteristics

minimum and maximum specifications apply from  $T_A = -40^{\circ}C$  to +125°C; typical specifications are at  $T_A = 25^{\circ}C$ ; all specifications are at HV\_AVDD = 15 V, HV\_AVSS = -15 V, AVDD = 5 V, DVDD = 3.3 V,  $V_{REF} = 2.5$  V,  $f_{CLK} = 7.3728$  MHz, data rate = 20 SPS, and gain = 1 (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ANALOG	INPUTS					
	Absolute input current	V <sub>(AINx)</sub> = 0 V, T <sub>A</sub> ≤ 105°C	-15	±0.5	15	nA
	Absolute input current drift			20		pA/°C
	Differential input current	V <sub>IN</sub> = 2.5 V		±0.1		nA
	Differential input current drift	V <sub>IN</sub> = 2.5 V		10		pA/°C
	Differential input impedance		1	20		GΩ
PGA						
	Gain settings		0.125, 0.1875, 0	.25, 0.5, 1, 2, 4, 8,	16, 32, 64,128	V/V
	Antialias filter frequency			230		kHz
PERFORM	MANCE					
	Resolution	No missing codes	24			Bits
f <sub>DATA</sub>	Data rate		2.5		40000	SPS
	Effective resolution		See	Figure 6 and Figure	e 7	
e <sub>n</sub>	Noise performance		See F	igure 10 and Figure	e 11	
		Gain = 0.125 to 32		2	10	
INL	Integral nonlinearity	Gain = 64, 128		4	12	ppm <sub>FSR</sub>
Vos	Offset error <sup>(1)</sup>	T <sub>A</sub> = 25°C	-30 - 300 / Gain	±10 + 100 / Gain	30 + 300 / Gain	μV
	0"	Gain = 0.125 to 8		150 / Gain	700 / Gain	nV/°C
	Offset error drift	Gain = 16 to 128		10	50	
GE	Gain error <sup>(1)</sup>	T <sub>A</sub> = 25°C, all gains	-0.7%	±0.1%	0.7%	
	Gain drift	All gains		1	4	ppm/°C
NMRR	Normal-mode rejection ratio (2)			See Table 5		
CMDD	Common mode rejection retic(3)	Data rate = 20 SPS		130		4D
CMRR	Common-mode rejection ratio (3)	Data rate = 400 SPS	90	105		dB
		HV_AVDD, HV_AVSS		2	20	
PSRR	Power-supply rejection ratio (4)	AVDD		20	60	μV/V
		DVDD		5	30	
VOLTAGE	REFERENCE INPUTS					
	Absolute input current			±250		nA
	Input current vs reference voltage			15		nA/V
	Input current drift			0.2		nA/°C
	Effective input impedance	Differential		30		$M\Omega$
PGA MON	IITORS <sup>(5)</sup>					
	Input and output low threshold			HV_AVSS + 2		V
	Input and output high threshold			HV_AVDD – 2		V
REFEREN	ICE MONITOR					
	Low voltage threshold			0.4	0.6	V
INTERNA	L OSCILLATOR					
	A	f <sub>DATA</sub> < 40000 SPS	-2.5%	±0.5%	2.5%	
	Accuracy	f <sub>DATA</sub> = 40000 SPS only	-3.5%	±0.5%	3.5%	

- Offset and gain errors are reduced to the level of noise by calibration.
- Normal-mode rejection ratio performance is dependent on the digital filter configuration.
- Common-mode rejection ratio is specified at  $f_{IN}$  = 50 Hz and 60 Hz.
- Power-supply rejection ratio is specified at dc.
- (4) (5) See the PGA Monitors section for details.



## **Electrical Characteristics (continued)**

minimum and maximum specifications apply from  $T_A = -40^{\circ}\text{C}$  to +125°C; typical specifications are at  $T_A = 25^{\circ}\text{C}$ ; all specifications are at HV\_AVDD = 15 V, HV\_AVSS = -15 V, AVDD = 5 V, DVDD = 3.3 V,  $V_{REF} = 2.5 \text{ V}$ ,  $f_{CLK} = 7.3728 \text{ MHz}$ , data rate = 20 SPS, and gain = 1 (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DIGITAL I	NPUTS/OUTPUTS				<u>,</u>	
M	I Cale I and a standard and	I <sub>OH</sub> = 1 mA	0.8 × DVDD			\ /
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = 8 mA		0.75 × DVDD		V
M	1 1 1 1 1 1	I <sub>OL</sub> = -1 mA			0.2 × DVDD	V
$V_{OL}$	Low-level output voltage	$I_{OL} = -8 \text{ mA}$		0.2 × DVDD		V
V <sub>IH</sub>	High-level input voltage		0.7 × DVDD		DVDD	V
V <sub>IL</sub>	Low-level input voltage				0.3 × DVDD	V
	Input hysteresis			0.1		V
	Input leakage		-10		10	μA
POWER S	SUPPLY				<u>,</u>	
I <sub>HV_AVDD</sub> I <sub>HV_AVSS</sub>	HV_AVDD, HV_AVSS supply current			1.1	1.8	mA
	AV/DD gumble gumbat	f <sub>DATA</sub> < 40000 SPS		2.8	4.6	A
I <sub>AVDD</sub>	AVDD supply current	f <sub>DATA</sub> = 40000 SPS only		3.6		mA
	DVDD cumply current	Internal oscillator active		0.5	0.7	A
I <sub>DVDD</sub>	DVDD supply current	f <sub>DATA</sub> = 40000 SPS only		0.7	1	mA
P <sub>D</sub>	Power dissipation			49	79	mW

## 7.6 Timing Requirements

over operating ambient temperature range and DVDD = 2.7 V to 5.25 V (unless otherwise noted)

		MIN MAX	UNIT
SERIAL INTER	RFACE		
t <sub>d(CSSC)</sub>	Delay time, first SCLK rising edge after the $\overline{\text{CS1}}$ or $\overline{\text{CS2}}$ falling edge	50	ns
t <sub>su(DI)</sub>	Setup time, DIN valid before the SCLK falling edge	25	ns
t <sub>h(DI)</sub>	Hold time, DIN valid after the SCLK falling edge	25	ns
$t_{c(SC)}$	SCLK period	97	ns
tw(SCH), tw(SCL)	Pulse duration, SCLK high or low	40	ns
t <sub>d(SCCS)</sub>	Delay time, last SCLK falling edge before the $\overline{\text{CS1}}$ or $\overline{\text{CS2}}$ rising edge	50	ns
t <sub>w(CSH)</sub>	Pulse duration, CS1 or CS2 high to reset interface	25	ns
RESET			
t <sub>w(RSTL)</sub>	Pulse duration, RESET low	4	1 / f <sub>CLK</sub>
CONVERSION	CONTROL		
t <sub>w(STH)</sub>	Pulse duration, START high	4	1 / f <sub>CLK</sub>
t <sub>w(STL)</sub>	Pulse duration, START low	4	1 / f <sub>CLK</sub>
t <sub>su(STDR)</sub>	Setup time, START low or STOP command before the DRDY falling edge to stop the next conversion (continuous-conversion mode)	100	1 / f <sub>CLK</sub>
t <sub>h(DRSP)</sub>	Hold time, START low or STOP command after the DRDY falling edge to continue the next conversion (continuous-conversion mode)	150	1 / f <sub>CLK</sub>

Submit Documentation Feedback

Copyright © 2019, Texas Instruments Incorporated



## 7.7 Switching Characteristics

over operating ambient temperature range and DVDD = 2.7 V to 5.25 V, and DOUT/ $\overline{DRDY}$  load = 20 pF || 100 k $\Omega$  to DGND (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SERIAL I	NTERFACE					
t <sub>w(DRH)</sub>	Pulse duration, DRDY high		16			1 / f <sub>CLK</sub>
t <sub>p(CSDO)</sub>	Propagation delay time, CS1 or CS2 falling edge to DOUT/DRDY driven		0		50	ns
t <sub>p(SCDO1)</sub>	Propagation delay time, SCLK rising edge to valid DOUT/DRDY				40	ns
t <sub>h(SCDO1)</sub>	Hold time, SCLK rising edge to invalid DOUT/DRDY		0			ns
t <sub>h(SCDO2)</sub>	Hold time, last SCLK falling edge to invalid DOUT/DRDY data output function		15			ns
t <sub>p(SCDO2)</sub>	Propagation delay time, last SCLK falling edge to DOUT/DRDY data-ready function				110	ns
$t_{p(CSDOZ)}$	Propagation delay time, CS1 or CS2 rising edge to DOUT/DRDY high impedance				50	ns
RESET						
$t_{p(RSCN)}$	Propagation delay time, RESET rising edge or RESET command to conversion start		512			1 / f <sub>CLK</sub>
t <sub>p(PRCM)</sub>	Propagation delay time, power-on threshold voltage to ADC communication			2 <sup>16</sup>		1 / f <sub>CLK</sub>
t <sub>p(CMCN)</sub>	Propagation delay time, ADC communication to conversion start		512			1 / f <sub>CLK</sub>
CONVER	SION CONTROL					
$t_{p(STDR)}$	Propagation delay time, START pin high or START command to DRDY high				2	1 / f <sub>CLK</sub>





Figure 1. Serial Interface Timing Requirements



(1) DRDY is the data-ready function in the interval between CS1 low and the first SCLK rising edge, and in the interval between the last SCLK falling edge of the command to CS1 high. DOUT is the data output function during the data read operation.

Figure 2. Serial Interface Switching Characteristics






Figure 3. Conversion Control Timing Requirements




Figure 4. Power-Up Characteristics





Figure 5. RESET Pin and Reset Command Timing Requirements



www.ti.com

## 7.8 Typical Characteristics


at  $T_A = 25$ °C,  $HV_AVDD = 15 V$ ,  $HV_AVSS = -15 V$ , AVDD = 5 V, DVDD = 3.3 V,  $V_{REF} = 2.5 V$ ,  $f_{CLK} = 7.3728 MHz$ , data rate = 20 SPS, and gain = 1 (unless otherwise noted)






## **Typical Characteristics (continued)**

at  $T_A = 25$ °C,  $HV_AVDD = 15 V$ ,  $HV_AVSS = -15 V$ , AVDD = 5 V, DVDD = 3.3 V,  $V_{REF} = 2.5 V$ ,  $f_{CLK} = 7.3728 MHz$ , data rate = 20 SPS, and gain = 1 (unless otherwise noted)



Differential Input Current (nA) 5 -40 -20 0 100 120 Temperature (°C)  $V_{IN} = 2.5 \ V$ 

Figure 13. Differential Analog Input Current vs Temperature






Figure 14. Nonlinearity vs Input Signal

Figure 15. Nonlinearity vs Input Signal




Figure 16. Nonlinearity Distribution Histogram




Figure 17. Offset Error Drift Distribution Histogram

Submit Documentation Feedback

Copyright © 2019, Texas Instruments Incorporated



## **Typical Characteristics (continued)**

at  $T_A = 25$ °C,  $HV_AVDD = 15 V$ ,  $HV_AVSS = -15 V$ , AVDD = 5 V, DVDD = 3.3 V,  $V_{REF} = 2.5 V$ ,  $f_{CLK} = 7.3728 MHz$ , data rate = 20 SPS, and gain = 1 (unless otherwise noted)





Figure 22. Reference Input Current vs Reference Voltage

Figure 23. Oscillator Frequency Error vs Temperature



## **Typical Characteristics (continued)**

at  $T_A = 25$ °C,  $HV_AVDD = 15$  V,  $HV_AVSS = -15$  V, AVDD = 5 V, DVDD = 3.3 V,  $V_{REF} = 2.5$  V,  $f_{CLK} = 7.3728$  MHz, data rate = 20 SPS, and gain = 1 (unless otherwise noted)





## 8 Detailed Description

#### 8.1 Overview

The ADS125H01 is a  $\pm 20$ -V signal input, high-resolution, delta-sigma ( $\Delta\Sigma$ ) analog-to-digital converter (ADC). The ADC provides a compact one-chip measurement solution for a wide range of input voltages, including typical current and voltage inputs to industrial programmable logic controllers (PLCs), such as  $\pm 10$ -V and 4-mA to 20-mA transmitters (using an external shunt resistor). The ADC provides the resolution necessary for direct interface to low-level sensors such as strain-gauge sensors and thermocouples.

The device features gain ranging from 0.125 to 128 that program the input voltage range from  $\pm 20$  V to  $\pm 20$  mV (when  $V_{REF} = 2.5$  V). The ADC includes a low-noise, low-drift programmable gain amplifier (PGA) with high input impedance and signal monitors to detect overload conditions.

In summary, the ADC features:

- Low-noise, 1-GΩ input impedance PGA
- 12 selectable gains for full-scale ranges from ±20 mV to ±20 V
- · High resolution, 24-bit ADC
- Internal or external clock operation
- PGA and voltage reference monitors
- SPI-compatible serial interface with cyclic redundancy check (CRC) error check

Analog inputs (AINP and AINN) connect to the PGA via an input switch. The switch selects between the input signal and an internal test voltage ( $V_{CM}$ ). Internal diodes clamp ESD events to power supplies HV\_AVDD and HV\_AVSS.

The PGA is a high impedance, differential-input and differential-output amplifier providing both gain and attenuation modes. In attenuation mode, the input voltage is reduced to the range of the ADC. In gain mode, the input voltage is amplified to the range of the ADC. The PGA output connects to the CAPP and CAPN pins. The ADC antialias filter is provided by the combination of the internal PGA output resistors and the external capacitor connected to these pins.

The operating state of the PGA is monitored for signal out-of-range conditions. Status bits in the status register indicate the possible PGA out-of-range conditions.

The  $\Delta\Sigma$  modulator measures the input voltage relative to the reference voltage to produce a 24-bit conversion result. The input range of the ADC is  $\pm V_{REF}$  / Gain, where gain is programable in binary steps from 0.125 to 128.

The reference voltage is either external (pins REFP, REFN) or the 5-V AVDD power supply. The reference input includes a monitor to detect low voltage conditions. The status is reflected in the conversion data STATUS byte.

The digital filter averages and decimates the modulator data to provide the output conversion result. For most data rates, the digital filter provides programmable sinc orders allowing optimization of conversion latency, conversion noise, and line-cycle rejection. The finite impulse response (FIR) filter mode provides no-latency conversion data with simultaneous rejection of 50-Hz and 60-Hz interference for data rates of 20 SPS or less.

User-programmable offset and gain calibration registers correct the conversion data to provide the final conversion result.

The SPI-compatible serial interface is used to read the conversion data and for device configuration. SPI I/O communication is validated by CRC error checking. The serial interface consists of the following signals: CS1, CS2, SCLK, DIN, and DOUT/DRDY (see the *Chip-Select Pins (CS1 and CS2)* section for details). The dual-function DOUT/DRDY pin combines the functions of the serial data output and data-ready indication into one pin. DRDY is the data-ready output signal.

Clock operation is either by an internal oscillator or by an external clock source. The external clock is automatically detected by the ADC. The nominal clock frequency is 7.3728 MHz (10.24 MHz for data rate equal to 40 kSPS).

ADC conversions are controlled by the START pin or by the START command. Conversions are programmable for either continuous mode of operation or one-shot (pulse) mode of operation.


The ADC is reset at power-on, or manually reset by the RESET input or by the RESET command.



## **Overview (continued)**

The HV\_AVDD and HV\_AVSS power supplies allow either bipolar or unipolar configuration (bipolar: ±5 V to ±18 V, unipolar: 10 V to 36 V). The 5-V analog supply (AVDD) powers the ADC. The digital I/Os are powered by DVDD (3-V to 5-V range). An internal 2-V subregulator powers the ADC digital core from the DVDD supply. An external bypass capacitor is required at the subregulator output (BYPASS pin).

## 8.2 Functional Block Diagram



(1)



## 8.3 Feature Description

### 8.3.1 Input Voltage Range

Equation 1 defines the full-scale input voltage range of the ADC. Table 1 lists the input voltage range corresponding to gain setting when operating with a 2.5-V reference voltage. The input voltage range is restricted under certain operating conditions due to the required headroom of the PGA and the ADC. See the PGA Operating Range section for details.

Input Voltage Range = ± V<sub>REF</sub> / Gain

CAINIO OI DITE	CAIN	INPUT VOLTAGE RANGE		
GAIN[2:0] BITS	GAIN	DIFFERENTIAL	SINGLE-ENDED	
0000	0.125	±20 V	0 V to ±15.5 V	
0001	0.1875	±13.3 V	0 V to ±13.3 V	
0010	0.25	±10 V	0 V to ±10 V	
0011	0.5	±5 V	0 V to ±5 V	
0100	1	±2.5 V	0 V to ±2.5 V	
0101	2	±1.25 V	0 V to ±1.25 V	
0110	4	±0.625 V	0 V to ±0.625 V	
0111	8	±0.312 V	0 V to ±0.312 V	
1000	16	±0.156 V	0 V to ±0.156 V	
1001	32	±0.0781 V	0 V to ±0.0781 V	
1010	64	±0.0391 V	0 V to ±0.0391 V	
1011	128	±0.0195 V	0 V to ±0.0195 V	

<sup>(1)</sup> Reference voltage = 2.5 V and HV power supply =  $\pm 18 \text{ V}$ .

#### 8.3.2 Analog Inputs (AINP, AINN)

#### 8.3.2.1 ESD Diodes

ESD diodes are used to protect the ADC inputs from possible ESD events occurring during the manufacturing process and during printed circuit board (PCB) assembly when manufactured in an ESD-controlled environment. For system-level ESD protection, consider the use of external ESD protection devices for pins that are exposed to possible ESD, including the analog inputs.

If an analog input is driven below HV\_AVSS - 0.3 V, or above HV\_AVDD + 0.3 V, the internal ESD protection diodes can conduct. If this condition is possible, current can flow through the inputs and flow out from the HV AVDD or HV AVSS pins. Use external clamp diodes, series resistors, or both to limit the input current to the specified value.

### 8.3.2.2 Input Switch

The input switch selects between an internal test voltage and the external input signal. The internal test voltage (V<sub>CM</sub>) is the mid-point of the HV\_AVDD and HV\_AVSS power-supply voltage. The internal voltage is used to verify the offset and noise of the ADC measurement path. The input switch is programmed by the MUX[2:0] bits of the MODE4 register (address = 10h). Table 2 lists the input switch settings.

Table 2. Input Switch Settings

MUX[2:0] BITS OF REGISTER MODE4 (10h)	INPUT SELECTION		
000	AINP to AINN		
101	V <sub>CM</sub> : (HV_AVDD + HV_AVSS) / 2 (default)		



### 8.3.3 Programmable Gain Amplifier (PGA)

The PGA is a low-noise, programmable gain (attenuation), CMOS differential-input, differential-output amplifier. The PGA operates in gain or attenuation mode depending on the selected gain. Typically, the PGA is programmed for gain when the expected input signal voltage is  $\leq V_{REF}$  and is programmed for attenuation when the expected input signal voltage is  $\geq V_{REF}$ .

Figure 28 shows the block diagram of the PGA.




Figure 28. PGA Block Diagram

The signal inputs are RC filtered to reduce sensitivity to radio frequency interference (RFI) and electromagnetic interference (EMI). The first PGA stage is a high input-impedance, noninverting differential amplifier (amplifiers A1 and A2) and provides gain. Amplifiers A1 and A2 use inverse-parallel connected diodes across the inputs to clamp the voltage when the amplifier is driven out-of-range. When the amplifier is out-of-range, the diodes can conduct, resulting in current flow through the analog input pins. High dV/dt input signals, such as those generated by the switching of a multiplexer, can lead to transient turn-on of the clamp diodes. Use an RC filter at the PGA inputs to limit the dV/dt of the signal to prevent the clamp diodes from turning on.

The second stage (amplifiers A3 and A4) is an inverting, differential amplifier. This stage provides attenuation of high-amplitude signal levels. The common-mode voltage of this stage is AVDD / 2. The second stage drives the modulator input of the ADC and is also connected to the CAPP and CAPN pins. An external 1-nF capacitor filters the modulator input sample pulses and also provides the antialias filter for the ADC. Place the capacitor close to the pins using short, direct traces. Avoid running clock traces or other digital traces underneath or in the vicinity of these pins. Gain is programmed by the GAIN [3:0] bits of the MODE 4 register.

Monitors verify the voltage headroom of the PGA input and output nodes. See the PGA Monitors section for details.

#### 8.3.3.1 PGA Operating Range

The absolute input voltage range of the PGA must not be exceeded in order to maintain linear operation. The maximum and minimum absolute input voltage is determined by the PGA gain, the maximum differential input voltage ( $V_{IN}$ ), and the minimum value of the high-voltage power supply. The absolute voltage is the combined differential and common-mode voltages. Maintain the absolute input voltage ( $V_{AINX}$ ) within the range as shown in Equation 2, otherwise incorrect conversion data can result:

$$HV\_AVSS + 2.5 \ V + V_{IN} \times (Gain - 1) \ / \ 2 < V_{(AINx)} < HV\_AVDD - 2.5 \ V - V_{IN} \times (Gain - 1) \ / \ 2$$

where:

- For gain < 1, use value = 1 for gain
- V<sub>(AINx)</sub> = Absolute input voltage
- V<sub>IN</sub> = V<sub>AINP</sub> V<sub>AINN</sub> = Maximum expected differential input voltage

(2)



Additionally, the *differential input signal* is limited by two conditions. The first condition is when the reference voltage exceeds AVDD - 1 V (nominally  $V_{REF} > 4$  V). In this case, the differential input signal is limited to:  $V_{IN} = \pm (AVDD - 1 \text{ V})$  / Gain, instead of the ideal  $V_{IN} = \pm V_{REF}$  / Gain. The second condition applies to gains of 0.125 and 0.1875. In this case, the differential input signal range is limited to:  $V_{IN} = \pm 20 \text{ V}$ , regardless of the reference voltage value.

Figure 29 and Figure 30 show the relationship between the PGA input voltage to the PGA output voltage. In attenuation mode, the first PGA stage is configured as a unity-gain follower. The second PGA stage attenuates the differential input voltage and shifts the signal common-mode voltage to AVDD / 2 to drive the ADC input.

In gain mode, the first PGA stage amplifies the differential signal. The second PGA stage is configured as a unity-gain follower with level-shift. Figure 29 and Figure 30 show the corresponding output voltage of the PGA stages that must have operating voltage headroom.




Figure 29. PGA Attenuation Mode




Figure 30. PGA Gain Mode

#### 8.3.3.2 PGA Monitors

The PGA requires operating voltage headroom at the input and output nodes. The operating headroom must be provided, otherwise the conversion data are not valid. Use the internal PGA monitors to detect PGA out-of-range conditions. The PGA has four monitors (two monitors for the input and two monitors for the output) with high and low thresholds for each, for a total of eight possible alarms. The status of each PGA monitor is read in the STATUS1 register. The PGA monitoring points are illustrated in Figure 28. Figure 31 illustrates the operation of the high and low thresholds of each of the four PGA monitors.






Figure 31. PGA Monitor Thresholds

Detect PGA out-of-range operating conditions by polling the STAT12 bit (bit 4 of the STATUS conversion byte or STATUS0 register). The STAT12 bit is the logical OR of all PGA error flags with the CRC2 error flag. When the STAT12 bit asserts, poll the STATUS1 and STATUS2 registers (address 11h and 12h) to determine the source of the STAT12 error. The PGA out-of-range flags latch in the STATUS1 register and remain latched after the overload condition is removed. Read the STATUS1 register to clear the PGA out-of-range bits (clear-on-read operation). The PGA overload flags and the CRC2 flag must be reset in order for the STAT12 bit to clear. See the STATUS1 register for a description of the PGA overload bits.

The PGA monitors are analog comparators that respond to transient out-of-range conditions.

### 8.3.4 Reference Voltage

An external reference voltage is required for operation. An internal reference voltage switch selects between the external reference or the 5-V AVDD power supply voltage (default). Program the reference switch to select the reference (see the REF register for details).

Apply the reference voltage to the REFP and REFN pins. The reference inputs are differential defined by:  $V_{REF} = (V_{REFP} - V_{REFN})$ , where  $V_{REFP}$  and  $V_{REFN}$  are the positive and negative absolute reference voltages. Follow the specified absolute and differential operating conditions. Use a 10-nF or larger bypass capacitor across the reference input pins to filter noise. The reference input current can lead to a voltage error if large reference impedances are present. When a reference impedance is present, consider the possible reference voltage error to the overall measurement accuracy.

#### 8.3.4.1 Reference Monitor

A reference monitor is used to detect a low or missing reference voltage. As shown in Figure 32, when the differential reference voltage is  $\leq$  0.4 V (typical), the REFALM bit is set in the STATUS0 register. The alarm is read-only and resets at the next conversion after the fault condition is cleared. To implement the reference monitor, place a 100-k $\Omega$  resistor across the reference inputs. If either positive or negative reference inputs become disconnected, the reference inputs are differentially biased to 0 V, thereby triggering the low reference alarm. Poll bit 3 (REFALM) of the STATUS0 register to determine if the reference alarm has triggered.




Figure 32. Reference Monitor Threshold

) Sub



#### 8.3.5 ADC Modulator

The modulator is an inherently stable, fourth-order, 2 + 2 pipelined  $\Delta\Sigma$  modulator. The modulator samples the analog input voltage at a high sample rate (f<sub>MOD</sub> = f<sub>CLK</sub> / 8) and converts the analog input to a ones density bit stream that is processed by the digital filter.

### 8.3.6 Digital Filter

The digital filter has two operating modes, as shown in Figure 33: sin(x) / x (sinc) mode and finite impulse response (FIR) mode. The sinc mode provides data rates of 2.5 SPS to 40 kSPS, and for most data rate options, selectable sinc1, sinc3, sinc4 and sinc5 filter orders. The FIR filter provides single-cycle settled conversions and simultaneous rejection of 50-Hz and 60-Hz signal interference frequencies with data rates of 2.5 SPS to 20 SPS.





Figure 33. Digital Filter Block Diagram

#### 8.3.6.1 Sinc Filter Mode

The sinc filter consists of a variable-decimation sinc5 filter followed by a variable-decimation, variable-order sinc filter. The sinc5 filter averages and down-samples the modulator data (f<sub>CLK</sub> / 8) to provide 40000 SPS, 25600 SPS, 19200 SPS, and 14400 SPS. These data rates bypass the second filter stage and as a result are sinc5 output only. The second stage receives data at 14400 SPS and performs additional filtering and decimation to provide data rates of 7200 SPS to 2.5 SPS. The second stage has programmable sinc order. The data rate is programmed by the DR[4:0] bits and the filter mode is programmed by the FILTER[2:0] bits of the MODE0 register.

### 8.3.6.1.1 Sinc Filter Frequency Response

As shown in Figure 34 and Figure 35, the first-stage sinc5 filter has frequency response nulls occurring at N x  $f_{DATA}$  (where N = 1, 2, 3, and so on). At the null frequencies, the filter has zero gain.





The second stage filter superimposes additional nulls to the nulls produced by the first stage. The first of the nulls occur at the output data rate with additional nulls occurring at data rate multiples.

Figure 36 shows the frequency response at 2400 SPS. This data rate has five equally-spaced nulls between the first stage 14400-Hz nulls. This frequency response is similar to that of data rates 2.5 SPS to 7200 SPS. Figure 37 shows the frequency response nulls at 10 SPS.




Figure 38 and Figure 39 show the frequency response of data rates 50 SPS and 60 SPS. 50-Hz or 60-Hz rejection is increased by increasing the order of the sinc filter.





Figure 40 and Figure 41 show the detailed frequency response of the 50-SPS and 60-SPS data rates.



2 Submit Documentation Feedback

Copyright © 2019, Texas Instruments Incorporated



The sinc filter has an overall low-pass response that rolls off high-frequency components of the signal. The filter bandwidth depends on the output data rate and the filter order. The system bandwidth is the combined bandwidths of the digital filter, the PGA antialias filter, and external signal filters. Table 3 lists the -3-dB bandwidth of the sinc filter.


Table 3. Sinc Filter Bandwidth

–3-dB BANDWIDTH (Hz)						
DATA RATE (SPS)	SINC1	SINC3	SINC4	SINC5		
2.5	1.10	0.65	0.58	_		
5	2.23	1.33	1.15	_		
10	4.43	2.62	2.28	_		
16.6	7.38	4.37	3.80	_		
20	8.85	5.25	4.63	_		
50	22.1	13.1	11.4	_		
60	26.6	15.7	13.7	_		
100	44.3	26.2	22.8	_		
400	177	105	91.0	_		
1200	525	314	273	_		
2400	1015	623	544	_		
4800	1798	1214	1077	_		
7200	2310	1750	1590	_		
14400	_	_	_	2940		
19200	_	_	_	3920		
25600				5227		
40000	_	_		8167		

### 8.3.6.2 FIR Filter

The finite impulse response (FIR) filter provides simultaneous rejection of 50-Hz and 60-Hz line cycle frequencies and related harmonics at data rates of 2.5 SPS, 5 SPS, 10 SPS, and 20 SPS. The conversion latency of the FIR filter is a single cycle; see Table 6 for detailed latency values. As illustrated in Figure 33, the FIR filter section receives data from the second-stage sinc filter. The FIR filter section decimates the data to yield the output data rate of 20 SPS. A variable averaging filter (sinc1) yields 10 SPS, 5 SPS, and 2.5 SPS.

As shown in Figure 42 and Figure 43, the frequency response has nulls that are positioned near 50 Hz and 60 Hz.






Figure 43. FIR Filter Frequency Response (20 SPS)



Similar to the response of the sinc filter, the overall FIR filter frequency has a low-pass response that rolls off high frequencies. The signal bandwidth depends on the output data rate. Table 4 lists the -3-dB filter bandwidth of the FIR filter. The total system bandwidth is the combined response of the digital filter, the PGA antialias filter, and external filters.

Table 4. FIR Filter Bandwidth

DATA RATE (SPS)	-3-dB BANDWIDTH (Hz)
2.5	1.2
5	2.4
10	4.7
20	13

### 8.3.6.3 50-Hz and 60-Hz Normal-Mode Rejection

To reduce the effects of 50-Hz and 60-Hz interference, optimize the filter mode, data rate, and accuracy of the ADC clock to provide the required 50-Hz and 60-Hz rejection. Table 5 summarizes the 50-Hz and 60-Hz noise rejection verses filter mode and data rate. The table values are based on a 2% and 6% tolerance of the 50-Hz and 60-Hz frequencies to the ADC clock frequency. Common-mode noise is also rejected at 50 Hz and 60 Hz.

Table 5. 50-Hz and 60-Hz Normal-Mode Rejection

DIGITAL FILTER AMPLITUDE (dB)						
DATA RATE (SPS)	FILTER TYPE	50 Hz (±2%)	60 Hz (±2%)	50 Hz (±6%)	60 Hz (±6%)	
2.5	FIR	-113	-99	-88	-80	
2.5	Sinc1	-36	-37	-40	-37	
2.5	Sinc3	-108	-111	-120	-111	
2.5	Sinc4	-144	-148	-160	-148	
5	FIR	-111	-95	-77	-76	
5	Sinc1	-34	-34	-30	-30	
5	Sinc3	-102	-102	-90	-90	
5	Sinc4	-136	-136	-120	-120	
10	FIR	-111	-94	-73	-68	
10	Sinc1	-34	-34	-25	-25	
10	Sinc3	-102	-102	-75	-75	
10	Sinc4	-136	-136	-100	-100	
16.6	Sinc1	-34	-21	-24	-21	
16.6	Sinc3	-102	-63	-72	-63	
16.6	Sinc4	-136	-84	-96	-84	
20	FIR	-95	-94	-66	-66	
20	Sinc1	-18	-34	-18	-24	
20	Sinc3	-54	-102	-54	-72	
20	Sinc4	-72	-136	-72	-96	
50	Sinc1	-34	-15	-24	-15	
50	Sinc3	-102	-45	-72	-45	
50	Sinc4	-136	-60	-96	-60	
60	Sinc1	-13	-34	-12	-24	
60	Sinc3	-40	-102	-36	-72	
60	Sinc4	-53	-136	-48	-96	



#### 8.4 Device Functional Modes

#### 8.4.1 Conversion Control

The START pin or the START command controls the conversions. If using commands to control conversions, keep the START pin low to avoid contention between pin control and command control. Commands take affect on the 32nd falling SCLK edge. See the Switching Characteristics table for details on conversion control timing.

The ADC has two conversion control operating modes: continuous-conversion mode and pulse-conversion mode. The continuous-conversion mode performs conversions indefinitely until the user stops the conversions. Pulseconversion mode performs one conversion and then stops. The CONVRT (bit 4 of the MODE1 register) programs the mode.

#### 8.4.1.1 Continuous-Conversion Mode

This conversion mode performs continuous conversions until the user stops the conversion process. To start conversions, take the START pin high or send the START command. DRDY is driven high when the conversion is started. DRDY is driven low when the conversion data are ready. Conversion data are available to read at that time. Take the START pin low or send a STOP command to stop conversions. When conversions are stopped, any conversion in progress runs to completion. To restart a conversion that is in progress, toggle the START pin low-then-high or send a new START command.

#### 8.4.1.2 Pulse-Conversion Mode

In pulse-conversion mode, the ADC performs one conversion when the START pin is taken high or when the START command is sent. When the conversion completes, further conversions are stopped automatically. The DRDY output is driven high to indicate the conversion is actively in progress and is driven low when the conversion data are ready. Conversion data are read at that time. To restart a conversion in progress, toggle the START pin low-then-high or send a new START command. Driving START low or sending the STOP command does not interrupt the current conversion.

#### 8.4.1.3 Conversion Latency

The digital filter averages data from the modulator to produce the conversion result. The internal stages of the digital filter must be settled to provide fully settled output data. The order and the decimation ratio of the digital filter determine the amount of data averaged that, in turn, affects the latency of the conversion data. The FIR and sinc1 filter modes are zero latency because the ADC provides the conversion result in one conversion cycle. Latency time is an important consideration for overall data throughput in multiplexed applications.

Table 6 lists the conversion latency values of the ADC. Conversion latency is defined as the time from the start of the first conversion by taking the START pin high or sending the START command to the time of the first conversion data. The ADC is designed to provide fully settled data when synchronizing control of the START pin to a change of the input signal. The conversion latency values listed in Table 6 include the programmable startconversion delay of 50 µs (before the digital filter starts). The table values includes the internal overhead time for final data processing. After the first conversion completes in continuous-conversion mode, the period of the following conversions are equal to 1 / f<sub>DATA</sub>.



## **Device Functional Modes (continued)**

**Table 6. Conversion Latency Time** 

DATA RATE	CONVERSION LATENCY TIME (t <sub>(STDR)</sub> <sup>(1)</sup> , ms)					
(SPS)	SINC1	SINC3	SINC4	SINC5	FIR	
2.5	400.4	1,200	1,600	_	402.2	
5	200.4	600.4	800.4	_	202.2	
10	100.4	300.4	400.4		102.2	
16.6	60.43	180.4	240.4		_	
20	50.43	150.4	200.4	_	52.22	
50	20.43	60.43	80.43	_	_	
60	17.09	50.43	67.09	_	_	
100	10.43	30.43	40.43	_	_	
400	2.925	7.925	10.43		_	
1200	1.258	2.925	3.758	_	_	
2400	0.841	1.675	2.091	_	_	
4800	0.633	1.050	1.258	_	_	
7200	0.564	0.841	0.980	_	_	
14400	_	_	_	0.423	_	
19200	_	_	_	0.336	_	
25600	_	_	_	0.271	_	
40000	_	_	_	0.179	_	

(1) Conversion-start time delay = 50 μs (DELAY[3:0] = 0001). Actual conversion latency time can vary depending on the accuracy of f<sub>CLK</sub>.

As shown in Figure 44, if the input signal changes during an active conversion, the conversion data are a mix of old and new data. After an input signal change, the number of conversion periods required to provide fully settled output data are determined dividing the conversion latency by the nominal conversion period + add one additional conversion period.




Figure 44. Input Change During Conversions

#### 8.4.1.4 Start-Conversion Delay

At the start of a conversion, the ADC provides a programmable delay to allow for PGA settling time and to provide a delay for any external component settling effects. The default value is 50 µs and provides the settling time for the PGA antialiasing filter. Use additional delay time as needed to provide settling time for the effects of external components. As an alternative to this parameter, delay the start of conversion after the input and configuration changes.

#### 8.4.2 Clock Mode

The ADC is operated by an external clock or by the internal oscillator. For external clock operation, apply the clock signal to the CLKIN pin. The ADC detects the presence of the external clock and selects the clock automatically. Read the CLOCK bit in the STATUS0 register to verify the clock mode. As described in Table 7, the clock frequency depends on the data rate used. Be sure the external clock is free of overshoot and glitches. A source-termination resistor placed at the clock buffer often helps reduce overshoot.

26 Submit Documentation Feedback Copyright © 2019, Texas Instruments Incorporated



To operate the ADC by the internal oscillator, connect CLKIN to DGND. Be aware of the accuracy of the internal oscillator as described in the *Electrical Characteristics* table. The internal oscillator begins operating immediately at device power-on.

Table 7. External Clock Frequency

DATA RATE	CLOCK FREQUENCY	
2.5 SPS - 25600 SPS	7.3728 MHz	
40000 SPS	10.24 MHz	

#### 8.4.3 Reset

The ADC is reset in three ways: automatic at power-on, manually via the RESET pin, or manually by the RESET command.

When reset, the serial interface, conversion-control logic, digital filter, and register map values are reset. The RESET bit of the STATUS0 register is set after a reset occurs. Clear the bit to detect the next device reset. If the START pin is high after reset, the ADC immediately begins conversions after reset.

### 8.4.3.1 Power-On Reset

After the supply voltages cross the respective reset thresholds at power-up, the ADC is reset and after 2<sup>16</sup> f<sub>CLK</sub> cycles the ADC is ready for communication. Until this time, DRDY is held low. DRDY is then driven high to indicate when ADC communication can begin. The conversion cycle starts 512 / f<sub>CLK</sub> cycle after DRDY asserts high if START is high. Figure 4 illustrates the power-on reset behavior.

### 8.4.3.2 Reset by Pin

Reset the ADC by taking the RESET pin low for a minimum of four f<sub>CLK</sub> cycles, and then return the pin high. After reset, the conversion starts 512 / f<sub>CLK</sub> cycles later if START is high. See Figure 5 for RESET pin timing.

### 8.4.3.3 Reset by Command

Reset the ADC through the serial interface by the RESET command. Bring CS1 high first to reset the serial interface to ensure the ADC is ready for the RESET command. After reset, the conversion starts 512 / f<sub>CLK</sub> cycles later if START is high. See Figure 5 for the RESET command timing.

### 8.4.4 Calibration

The ADC incorporates calibration registers to calibrate offset and full-scale errors. Calibrate the ADC by using calibration commands, or calibrate by writing to the calibration registers directly (user calibration). To calibrate by command, send the offset or full-scale calibration commands. To user calibrate, write to the calibration registers with values based on the acquired conversion data. Perform the offset calibration operation before the full-scale calibration operation.

#### 8.4.4.1 Offset and Full-Scale Calibration

Use the offset and full-scale (gain) registers to correct offset or full-scale errors, respectively. As shown in Figure 45, the offset calibration register is subtracted from the output data before multiplication by the full-scale register, which is divided by 400000h. After the calibration operation, the final value of the output data is clipped to 24 bits.




Figure 45. Calibration Block Diagram



Equation 3 shows the internal calibration.

Final Output Data = (Pre Data - OFCAL[2:0]) x FSCAL[2:0] / 400000h

(3)

### 8.4.4.1.1 Offset Calibration Registers

The offset calibration word is 24 bits consisting of three 8-bit registers. The offset value is subtracted from the conversion result. The offset value is two's-complement format with a maximum positive value equal to 7FFFFh and a maximum negative value equal to 800000h. A register value equal to 000000h has no offset correction. Although the calibration registers provide a wide offset value range, the input signal cannot exceed ±106% of the precalibrated range; otherwise the ADC is overranged. Table 8 lists example values of the offset register.

**Table 8. Offset Calibration Register Values** 

OFCAL[2:0] REGISTER VALUE	OFFSET CALIBRATED OUTPUT VALUE <sup>(1)</sup>
000001h	FFFFFFh
000000h	000000h
FFFFFh	000001h

<sup>(1)</sup>  $V_{IN} = 0 V$ , ideal ADC.

### 8.4.4.1.2 Full-Scale Calibration Registers

The full-scale calibration word is 24 bits consisting of three 8-bit registers. The full-scale calibration value is straight binary and normalized to unity-gain at value = 400000h. Table 9 lists register values for selected gain factors. Gain errors greater than unity are corrected by full-scale values less than 400000h. Although the calibration registers provide a wide range of possible values, the input signal must not exceed ±106% of the precalibrated input range; otherwise the ADC is overranged.

**Table 9. Full-Scale Calibration Register Values** 

FSCAL[2:0] REGISTER VALUE	GAIN FACTOR
433333h	1.05
400000h	1
3CCCCCh	0.95

#### 8.4.4.2 Offset Calibration Command (OFSCAL)

The offset calibration command corrects offset errors. To calibrate offset errors, short the inputs to the ADC or to calibrate the system, short the signal inputs to the system. When the command is sent, the ADC averages 16 conversion results to reduce conversion noise for improved calibration accuracy. When calibration is complete, the ADC performs one conversion using the new calibration value. The new calibration value is written to the offset calibration register.

### 8.4.4.3 Full-Scale Calibration Command (GANCAL)

The full-scale calibration command corrects gain errors. To calibrate, apply a positive calibration voltage to the ADC, or apply the voltage to the signal inputs of the system, wait for the signal to settle, and then send the command. The ADC averages 16 conversion results to reduce conversion noise to improve calibration accuracy. The ADC computes the full-scale calibration value so that the applied calibration voltage is scaled to an equal positive full-scale output code. The computed result is written to the calibration register. The ADC then performs one new conversion using the new calibration value.

#### 8.4.4.4 Calibration Command Procedure

Use the following calibration procedure using the calibration commands. When calibrating at power-on, make sure the reference voltage has stabilized. Perform an offset calibration operation prior to full-scale calibration.

- 1. Set the ADC configurations as required.
- 2. Apply the appropriate calibration signal (zero or full-scale) to the ADC or to the system inputs.
- 3. Take the START pin high or send the START command to start conversions. DRDY is driven high.
- 4. Before the first conversion completes, send the appropriate calibration command. Keep CS1 low; otherwise the command is cancelled. Do not send other commands during the calibration period.



5. DRDY is driven low when calibration is complete. The calibration time, as described in Table 10, depends on the data rate and digital filter mode. The calibration registers are updated with new values. New conversion data are available immediately using the new calibration value.

Table 10. Calibration Time (ms)<sup>(1)</sup>

DATA RATE	FILTER MODE						
(SPS)	SINC1	SINC3	SINC4	SINC5	FIR		
2.5	6801	8401	9201	_	6805		
5	3401	4201	4601	_	3405		
10	1701	2101	2300	_	1705		
16.6	1021	1261	1381	_	_		
20	850.9	1051	1151	_	854.5		
50	340.9	421	460.9				
60	284.2	350.9	384.2	_	_		
100	170.9	210.9	230.9	_	_		
400	43.36	53.36	58.36	_	_		
1200	15.02	18.36	20.02	_	_		
2400	7.938	9.605	10.44	_	_		
4800	4.397	5.230	5.647	_	_		
7200	3.216	3.772	4.050	_	_		
14400	_	_	_	1.892	_		
19200	_	_	_	1.458	_		
25600	_	_	_	1.133	_		
40000	_	_	_	0.738	_		

<sup>(1)</sup> Actual calibration time can vary depending on the accuracy of f<sub>CLK</sub>.

#### 8.4.4.5 User Calibration Procedure

To user calibrate, apply the calibration voltage, acquire conversion data, and compute the calibration value. Write the computed value to the corresponding calibration registers. Before starting calibration, preset the offset and full-scale registers to 000000h and 400000h, respectively.

To offset calibrate, short the inputs to the system and average n number of the conversion data. Averaging conversion data reduces noise to increase calibration accuracy. Write the average value of the conversion data to the offset registers.

To gain calibrate using a full-scale calibration signal, temporarily reduce the full-scale register by 95% to avoid any output clipped codes (set FSCAL[2:0] to 3CCCCCh). Acquire n number of conversions and average the conversions to increase calibration accuracy. Equation 4 shows how to compute the full-scale calibration value:

Full-Scale Calibration Value = (Expected Code / Actual Code) x 400000h

#### where:

Expected code = 799998h using full-scale calibration signal and 95% precalibration scale factor

(4)



## 8.5 Programming

#### 8.5.1 Serial Interface

The SPI-compatible serial interface is used to read conversion data, configure the device registers, and control ADC operation. The CRC is used to validate error-free transmission of the input and output data flow. The serial interface consists of the following control signals:  $\overline{CS1}$ ,  $\overline{CS2}$ , SCLK, DIN, and DOUT/DRDY. Most microcontroller SPI peripherals can operate with the ADC. The interface operates in SPI mode 1, where CPOL = 0 and CPHA = 1. In SPI mode 1, SCLK idles low and data are updated or changed on the SCLK rising edges; data are latched or read on the SCLK falling edges. Timing details of the SPI protocol are provided in Figure 1 and Figure 2.

## 8.5.1.1 Chip-Select Pins ( $\overline{CS1}$ and $\overline{CS2}$ )

The ADC consists of discrete PGA and ADC sections with each section selected for communication by separate chip-select inputs (CS1 and CS2). Most commands require the use of CS1 to control the ADC section. However, for control of the PGA section, use CS2 for register access commands at address 10h and above. Communicate to the device by taking either CS1 or CS2 low corresponding to the type of command and whether addressing the ADC or PGA registers.

CS1 and CS2 are active low inputs. In normal operation, take one chip-select input low at a time and keep that input low for the duration of the command operation. Take the chip-select input high after the command operation completes. When the chip-select input is taken high, the serial interface resets and SCLK activity is ignored (thus blocking commands). When both chip-select inputs are high, DOUT/DRDY enters a high-impedance state. CS1 must be low in order to poll the data-ready function provided by DOUT/DRDY. The DRDY pin remains active regardless of the state of the chip-select inputs.

### 8.5.1.2 Serial Clock (SCLK)

SCLK is the serial interface shift clock input that clocks data into and out of the device. Output data are updated on the rising edge of SCLK and input data are latched on the falling edge of SCLK. Return SCLK low after the data operation completes. SCLK is a Schmidt-triggered input designed to provide noise immunity. Even though SCLK is noise resistant, keep SCLK noise-free as possible to avoid unintentional SCLK transitions. Avoid ringing and overshoot on the SCLK input. Use a series termination resistor at the SCLK drive pin to reduce ringing.

#### 8.5.1.3 Data Input (DIN)

DIN is the serial interface data input. DIN inputs commands and register data to the device. Input data are latched on the falling edge of SCLK.

#### 8.5.1.4 Data Output/Data Ready (DOUT/DRDY)

The DOUT/DRDY pin is the serial interface data output. This pin also provides the conversion-data ready output. The function of the pin changes whether a read data (or read register) operation is in progress. With CS1 low and when not reading register or conversion data, the pin indicates when data are ready by asserting low. For conversion data and register read operations, the function changes to data output. When the read operation is completed, the function changes back to data ready. In the data-output mode, data are updated on the SCLK rising edge and the data must therefore be latched on the SCLK falling edge. CS1 must be low for DOUT/DRDY to provide the data-ready function. When both chip-select pins are high, DOUT/DRDY is in high-impedance mode (tri-state).

### 8.5.2 Data Ready (DRDY)

DRDY asserts low to indicate that new conversion data are ready for readback. The operation of DRDY depends on the mode (continuous or pulse) and whether or not the conversion data are retrieved. The DRDY output remains functional regardless of the state of chip-select inputs.

### 8.5.2.1 DRDY in Continuous-Conversion Mode

In continuous-conversion mode,  $\overline{DRDY}$  is driven high when conversions are started and is driven low when conversion data are ready. During data readback,  $\overline{DRDY}$  is driven high, which indicates completion of the read operation. If the conversion data are not read,  $\overline{DRDY}$  remains low and pulses high 16 f<sub>CLK</sub> cycles prior to the next falling edge.

Submit Documentation Feedback

Copyright © 2019, Texas Instruments Incorporated



## Programming (continued)

To read back the current conversion data before the next conversion completes, send the read data command at least 16 f<sub>CLK</sub> cycles prior to the DRDY falling edge. If the readback command is sent less than 16 f<sub>CLK</sub> cycles prior to the DRDY falling edge, either the previous or new conversion data are provided. The timing of the command determines whether previous or new data are provided. In the event that previous data are provided, DRDY transitioning to low is suspended until after the read data operation completes. In this case, the DRDY bit of the STATUS0 byte is low to indicate that the previous data have already been read. In the event that new conversion data are provided, DRDY transitions low as normal. The DRDY bit of the STATUS0 byte is high to indicate new data are read. To ensure readback of new conversion data, wait until DRDY asserts low before starting the data read operation.

#### 8.5.2.2 DRDY in Pulse-Conversion Mode

DRDY is driven high at conversion start and is driven low when the conversion data are ready. DRDY remains low until a new conversion is started.

Figure 46 shows DRDY operation with and without data retrieval in two conversion modes.




Figure 46. DRDY Operation

#### 8.5.2.3 Data Ready by Software Polling

If desired, poll the DRDY bit in the STATUS byte or STATUS0 register byte instead of polling the DRDY pin. To perform software polling, read the DRDY bit. If the bit is high, then the conversion data are new from the last data read operation. If the bit is low, conversion data are not new from the last data read operation. If DRDY is low, the previous conversion data are returned. In order to avoid missing conversion data in continuousconversion mode, poll the bit at least as often as the period of the data rate.

#### 8.5.3 Conversion Data

Conversion data are read by the RDATA command. To read conversion data, take CS1 low and issue the read data command. The conversion data field consists of an optional STATUS0 byte, three data bytes, and the CRC byte. The CRC byte is computed over the combined STATUS0 byte (if enabled) and three conversion data bytes. See the *RDATA Command* section for details on reading conversion data.

## 8.5.3.1 Status Byte (STATUS0)

The status byte contains information on the operating status of the ADC. During the conversion data read operation, the contents of the STATUS0 register is transmitted together with the conversion data by setting the STATENB bit of the MODE3 register. Alternatively, read the STATUS0 register directly by the register read command without having to read conversion data.



## **Programming (continued)**

#### 8.5.3.2 Conversion Data Format

The conversion data are 24 bits, in two's-complement format to represent positive and negative values. The data begins with the most significant bit (sign bit) first. The data are scaled so that  $V_{IN} = 0$  V results in an ideal code value of 000000h, the positive full-scale input is equal to an ideal value of 7FFFFh and the negative full-scale input is equal to an ideal code value of 800000h. Table 11 shows the code values. The data are clipped to 7FFFFh and 800000h during positive and negative signal overdrive, respectively.

Table 11. ADC Conversion Data C	Codes
---------------------------------	-------

DESCRIPTION	INPUT SIGNAL (V)	24-BIT CONVERSION DATA <sup>(1)</sup>
Positive full scale	$\geq$ V <sub>REF</sub> / Gain × (2 <sup>23</sup> – 1) / 2 <sup>23</sup>	7FFFFh
1 LSB	V <sub>REF</sub> / (Gain × 2 <sup>23</sup> )	000001h
Zero scale	0	000000h
-1 LSB	–V <sub>REF</sub> / (Gain × 2 <sup>23</sup> )	FFFFFh
Negative full scale	≤ –V <sub>REF</sub> / Gain	800000h

<sup>(1)</sup> Ideal output code excluding noise, offset, gain, and linearity errors.

### 8.5.4 Cyclic Redundancy Check (CRC)

Cyclic redundancy check (CRC) is an error detection byte that detects communication errors to and from the host and ADC. CRC is the division remainder of the payload data by the prescribed CRC polynomial. The payload data are 1, 2, 3, or 4 bytes depending on the data transfer operation.

The host computes the CRC over the two command bytes and appends the CRC to the command string (third byte). A fourth, zero-value byte completes the command field to the ADC. The ADC performs the CRC calculation and compares the result to the CRC transmitted by the host. If the host and ADC CRC values match, the command executes and the ADC responds by transmitting the valid CRC during the fourth byte of the command. If the CRC is error free and the operation is a data read, the ADC responds with a second CRC that is computed for the requested data byte payload. The response data payload is 1, 3, or 4 bytes depending on the type of operation.

If the host and ADC CRC values *do not* match, the command does not execute and the ADC responds with an *inverted* CRC value, calculated over the received command bytes. The inverted CRC is intended to signal the host of the failed operation. The host terminates transmission of further bytes to stop the command operation. The CRC1 bit is set in the STATUSO register when an error pertaining to ADC commands occurs. The STAT12 and CRC2 flags are set when an error pertaining to PGA register access occurs.

The ADC is ready to accept the next command after all required bytes are transmitted when no CRC error occurs, or after a CRC error occurs when terminated at the end of the fourth command byte.

The CRC data byte is the 8-bit remainder of the bitwise exclusive-OR (XOR) of the argument by a CRC polynomial. The CRC polynomial is based on the CRC-8-ATM (HEC) polynomial:  $X^8 + X^2 + X + 1$ . The nine binary polynomial coefficients are: 100000111b. The following sections detail the input and output data of each command.

See example C code for the CRC calculation in the *ADS125H02 Example C Code* software. Also see the *ADS125H02 Design Calculator* software to calculate specific CRC code values.

In the command descriptions from the *Commands* section, these CRC mnemonics apply:

- CRC-2: Input the CRC of command bytes 1 and 2. Except for the WREG command, the byte 2 value is arbitrary.
- Out CRC-1: Output the CRC of one register data byte.
- Out CRC-2: Output the CRC of two command bytes, inverted value if an input CRC error is detected.
- Out CRC-3: Output the CRC of three conversion data bytes.
- Out CRC-4: Output the CRC of three conversion data bytes plus the STATUS0 byte.
- Echo Byte 1: Echo of received input byte 1.
- Echo Byte 2: Echo of received input byte 2.



#### 8.5.5 Commands

Commands are used to read conversion data, control the device, and read and write register data. Table 12 provides a list of commands and the corresponding command byte sequence. Only send the commands that are listed in Table 12.

The column labeled  $\overline{CSx}$  shows the use of  $\overline{CS1}$  or  $\overline{CS2}$  for the particular command type. Most commands use CS1. Only activate CS2 to access register data at address 10h. See the Chip-Select Pins (CS1 and CS2) section for details of chip-select operation.

Table 12.	Command I	Byte Summary
-----------	-----------	--------------

		-	•		
CSx	DESCRIPTION	BYTE 1	BYTE 2 <sup>(1)</sup>	BYTE 3	BYTE 4
MMANDS		·			
CS1 or CS2	No operation	00h	Arbitrary	CRC-2	00h
CS1	Reset	06h	Arbitrary	CRC-2	00h
CS1	Start conversion	08h	Arbitrary	CRC-2	00h
CS1	Stop conversion	0Ah	Arbitrary	CRC-2	00h
OMMAND		·			
CS1	Read conversion data	12h	Arbitrary	CRC-2	00h
COMMANDS		•			
CS1	Offset calibration	16h	Arbitrary	CRC-2	00h
CS1	Gain calibration	17h	Arbitrary	CRC-2	00h
MMANDS					
CS1 or CS2	Read register data	20h + rrh <sup>(2)</sup>	Arbitrary	CRC-2	00h
CS1 or CS2	Write register data	40h + rrh <sup>(2)</sup>	Register data	CRC-2	00h
	CS1   CS1	MMANDS         CS1 or CS2         No operation           CS1         Reset           CS1         Start conversion           CS1         Stop conversion           OMMAND         Read conversion data           CS1         Read conversion data           COMMANDS         CS1           CS1         Gain calibration           CS1         Gain calibration           MMANDS         Read register data	MMANDS         CS1 or CS2         No operation         00h           CS1         Reset         06h           CS1         Start conversion         08h           CS1         Stop conversion         0Ah           OMMAND         CS1         Read conversion data         12h           COMMANDS         CS1         Offset calibration         16h           CS1         Gain calibration         17h           MMANDS         CS1 or CS2         Read register data         20h + rrh (2)	MMANDS           CS1 or CS2         No operation         00h         Arbitrary           CS1         Reset         06h         Arbitrary           CS1         Start conversion         08h         Arbitrary           CS1         Stop conversion         0Ah         Arbitrary           OMMAND         CS1         Read conversion data         12h         Arbitrary           COMMANDS         CS1         Offset calibration         16h         Arbitrary           CS1         Gain calibration         17h         Arbitrary           MMANDS           CS1 or CS2         Read register data         20h + rrh (2)         Arbitrary	MMANDS           CS1 or CS2         No operation         00h         Arbitrary         CRC-2           CS1         Reset         06h         Arbitrary         CRC-2           CS1         Start conversion         08h         Arbitrary         CRC-2           CS1         Stop conversion         0Ah         Arbitrary         CRC-2           OMMAND         CS1         Read conversion data         12h         Arbitrary         CRC-2           COMMANDS         CS1         Gain calibration         16h         Arbitrary         CRC-2           MMANDS         Read register data         20h + rrh(2)         Arbitrary         CRC-2

<sup>(1)</sup> Excluding the write-register command, the value of the second byte is arbitrary (any value) but is included in the CRC calculation.

#### 8.5.5.1 General Command Format

Figure 47 shows an example register write operation to register address 02h (command opcode 42h). For this register address (02h), take CS1 low. The first byte output from the ADC is always 0FFh. The host calculates the CRC of the two input command bytes. The Out CRC-2 byte is the ADC-calculated, output CRC based on the received command bytes. If the CRC values match, the command is executed beginning at the last SCLK of the fourth byte in the sequence. Forcing chip select high before the command completes results in command termination. Toggle the chip select low-to-high between command operations.




Figure 47. Register Write Command Sequence (Address = 02h)

The following sections detail the input and output byte sequence corresponding to each command. See the Cyclic Redundancy Check (CRC) section for the notation used for the CRC.

<sup>(2)</sup> rrh = 5-bit register address.



#### 8.5.5.2 NOP Command

This command has no operation. Use the NOP command to validate the CRC response byte and error detection without affecting normal operation. Table 13 shows the NOP command byte sequence.

#### Table 13. NOP Command

DIRECTION	BYTE 1	BYTE 2	BYTE 3	BYTE 4
DIN	00h	Arbitrary	CRC-2	00h
DOUT/DRDY	FFh	Echo byte 1	Echo byte 2	Out CRC-2

#### 8.5.5.3 RESET Command

The RESET command resets the ADC operation and resets all registers to default. See the *Reset by Command* section for details. Table 14 lists the RESET command byte sequence.

#### Table 14. RESET Command

DIRECTION	BYTE 1	BYTE 2	BYTE 3	BYTE 4
DIN	06h	Arbitrary	CRC-2	00h
DOUT/DRDY	FFh	Echo byte 1	Echo byte 2	Out CRC-2

### 8.5.5.4 START Command

This command starts a conversions. See the *Conversion Control* section for details. Table 15 lists the START command byte sequence.

### **Table 15. START Command**

DIRECTION	BYTE 1	BYTE 2	BYTE 3	BYTE 4
DIN	08h	Arbitrary	CRC-2	00h
DOUT/DRDY	FFh	Echo byte 1	Echo byte 2	Out CRC-2

#### 8.5.5.5 STOP Command

This command is used to stop conversions. See the *Conversion Control* section for details. Table 16 lists the STOP command byte sequence.

#### **Table 16. STOP Command**

DIRECTION	BYTE 1	BYTE 2	BYTE 3	BYTE 4
DIN	0Ah	Arbitrary	CRC-2	00h
DOUT/DRDY	FFh	Echo byte 1	Echo byte 2	Out CRC-2



### 8.5.5.6 RDATA Command

This command reads conversion data. Because the data are buffered, the data can be read at any time during the conversion sequence. If data are read *near* the completion of the conversion phase, old or new conversion data are returned. See the *Data Ready (DRDY)* section for details.

The response data of the ADC varies in length depending on inclusion of the optional STATUS0 byte. See the *Conversion Data Format* section for details of the format of the conversion data. Table 17 and Figure 48 describe the RDATA command byte sequence that includes the STATUS0 byte.

#### **Table 17. RDATA Command**

DIRECTION	BYTE 1	BYTE 2	BYTE 3	BYTE 4	BYTE 5	BYTE 6	BYTE 7	BYTE 8	BYTE 9
DIN	12h	Arbitrary	CRC-2	00h	00h	00h	00h	00h	00h
DOUT/DRDY	FFh	Echo byte 1	Echo byte 2	Out CRC-2	STATUS0 <sup>(1)</sup>	MSB data	MID data	LSB data	Out CRC-3 or Out CRC-4 <sup>(2)</sup>

- (1) Optional STATUS0 byte shown.
- (2) Out CRC-4 (4-byte CRC = STATUS0 + data) if the STATUS0 byte is included in the data packet.




Figure 48. Conversion Data Read Operation

#### 8.5.5.7 OFSCAL Command

This command is used for offset calibration. See the *Calibration* section for details. Table 18 lists the OFSCAL command byte sequence.

## Table 18. OFSCAL Command

DIRECTION	BYTE 1	BYTE 2	BYTE 3	BYTE 4
DIN	16h	Arbitrary	CRC-2	00h
DOUT/DRDY	FFh	Echo byte 1	Echo byte 2	Out CRC-2

#### 8.5.5.8 GANCAL Command

This command is used for gain calibration. See the *Calibration* section for details. Table 19 lists the GANCAL command byte sequence.

#### **Table 19. GANCAL Command**

DIRECTION	BYTE 1	BYTE 2	BYTE 3	BYTE 4
DIN	17h	Arbitrary	CRC-2	00h
DOUT/DRDY	FFh	Echo byte 1	Echo byte 2	Out CRC-2



#### 8.5.5.9 RREG Command

Use the RREG command to read register data. Take  $\overline{\text{CS1}}$  low to access registers within the ADC register block. Take CS2 low to access registers within the PGA register block (see the Register Map section for the register block map). Register data are read one byte at a time using the RREG command for each operation. Add the register address (rrh) to the base opcode (20h) to complete the command byte (20h + rrh). Table 20 lists the RREG command byte sequence. The ADC responds with the register data byte, most significant bit first. Data for registers addressed outside the range is 00h. Out CRC-2 is the output CRC corresponding to the received command bytes. Out CRC-1 is the output CRC corresponding to the single register data byte.

Table 20. RREG Command

DIRECTION	BYTE 1	BYTE 2	BYTE 3	BYTE 4	BYTE 5	BYTE 6
DIN	20h + rrh	Arbitrary	CRC-2	00h	00h	00h
DOUT/DRDY	FFh	Echo byte 1	Echo byte 2	Out CRC-2	Register data	Out CRC-1

#### 8.5.5.10 WREG Command

Use the WREG command to write register data. Take CS1 low to access registers within the ADC register block. Take CS2 low to access registers within the PGA register block (see the Register Map section for the register block map). The WREG command writes the register data one byte at a time using the WREG command for each operation. Add the register address (rrh) to the base opcode (40h) to complete the command byte (40h + rrh). Table 21 lists the WREG command byte sequence. Writing to certain registers results in conversion restart. Table 22 lists the affected registers. Do not write to registers outside the address range.

**Table 21. WREG Command** 

DIRECTION	BYTE 1	BYTE 2	BYTE 3	BYTE 4
DIN	40h + rrh	Register data	CRC-2	00h
DOUT/DRDY	FFh	Echo byte 1	Echo byte 2	Out CRC-2



### 8.6 Register Map

Table 22 shows the device register map consisting of a series of byte-wide registers. Collectively, the registers are used to configure the device. Access the registers by using the RREG and WREG commands (register-read and register-write, respectively). Data are accessed one register byte at a time for each command operation. The address of the register corresponds to using either CS1 or CS2 for the register command operation. The CSx column shows the correlation of CS1 or CS2 to the register address. Changing the data of certain registers results in a restart of conversions already in progress. The Restart column lists these registers.

**Table 22. Register Map Summary** 

ADDRESS	REGISTER	DEFAULT	RESTART	CSx	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
00h	ID	4xh		CS1		DEV_ID[3:0] REV_ID1[3:0]						
01h	STATUS0	01h		CS1	0	0 CRC1 0 STAT12 REFALM DRDY CLOCK RES				RESET		
02h	MODE0	24h	Yes	CS1		•	DR[4:0]	•			FILTER[2:0]	•
03h	MODE1	01h	Yes	CS1	0	0	0	CONVRT		DELA	Y[3:0]	
04h	RESERVED	00h		CS1				00h				
05h	MODE3	00h		CS1	0	STATENB	0	0	0	0	0	0
06h	REF	05h	Yes	CS1	0 0 0 0 RMUX[3:0]							
07h	OFCAL0	00h		CS1	OFC[7:0]							
08h	OFCAL1	00h		CS1	OFC[15:8]							
09h	OFCAL2	00h		CS1				OFC[23	:16]			
0Ah	FSCAL0	00h		CS1				FSC[7	:0]			
0Bh	FSCAL1	00h		CS1				FSC[15	5:8]			
0Ch	FSCAL2	40h		CS1				FSC[23	:16]			
0Dh	RESERVED	FFh		CS1				FFh				
0Eh	RESERVED	00h		CS1				00h				
0Fh	RESERVED	00h		CS1	00h							
10h	MODE4	50h		CS2	0 MUX[2:0] GAIN[3:0]							
11h	STATUS1	xxh		CS2	PGA_ONL	PGA_ONH	PGA_OPL	PGA_OPH	PGA_INL	PGA_INH	PGA_IPL	PGA_IPH
12h	STATUS2	0xh		CS2	0	0	0	CRC2		REV_I	D2[3:0]	

Table 23 lists the access codes for the ADS125H01 registers.

#### Table 23. ADS125H01 Access Type Codes

Access Type	Code	Description
Read Type		
R	R	Read
R/W	R-W	Read or write
Write Type		
W	W	Write
Reset or Default Value		
-n		Value after reset or the default value



# 8.6.1 Device Identification (ID) Register (address = 00h) [reset = 4xh]

ID is shown in Figure 49 and described in Table 24.

Return to Register Map Summary.

# Figure 49. ID Register<sup>(1)</sup>

7	6	5	4	3	2	1	0
	DEV_	ID[3:0]			REV_I	D1[3:0]	
	R-	-4h			R-	xh	

(1) Reset values are device dependent.

### **Table 24. ID Register Field Descriptions**

Bit	Field	Туре	Reset	Description
7:4	DEV_ID[3:0]	R	4h	<b>Device ID</b> 0100 = ADS125H01
3:0	REV_ID1[3:0]	R	xh	Revision ID1  There are two revision ID fields: REV_ID1 and REV_ID2. The revision IDs can change without notification.

# 8.6.2 Main Status (STATUS0) Register (address = 01h) [reset = 01h]

STATUS0 is shown in Figure 50 and described in Table 25.

Return to Register Map Summary.

**NSTRUMENTS** 

### Figure 50. STATUS0 Register

7	6	5	4	3	2	1	0
RESERVED	CRC1	RESERVED	STAT12	REFALM	DRDY	CLOCK	RESET
R/W-0h	R/W-0h	R/W-0h	R-0h	R-0h	R-0h	R-xh	R/W-1h

# Table 25. STATUS0 Register Field Descriptions

Bit	Field	Туре	Reset	Description
	250521/52			Reserved
7	RESERVED	R/W	0h	Always write 0.
				CRC1 Error
				Indicates if a CRC error occurred during commands when $\overline{\text{CS1}}$ is active. Write 0 to clear the CRC error.
6	CRC1	R/W	0h	0: No CRC error during commands using CS1
				1: CRC error occurred during commands using CS1
				See the STATUS2 register for the CRC error status for commands using CS2.
5	RESERVED	R/W	0h	Reserved
3	KEGEKVEB	IX/ VV	OII	Always write 0.
				STAT12 Error Flag
4	STAT12	R	0h	Indicates one or more error events have been logged in the STATUS1 or STATUS2 registers. Read the STATUS1 and STATUS2 registers to determine the error. This bit clears automatically after all errors are cleared.
				0: No error
				1: Error logged in the STATUS1 or STATUS2 registers
3	REFALM	R	0h	Reference Voltage Alarm  This bit sets when the reference voltage falls below < 0.4 V (typical). The alarm updates at each new conversion cycle (autoreset).  0: No reference low alarm  1: Reference low alarm
				Data Ready
2	DRDY	R	0h	Indicates new conversion data.
2	DRD I	K	OH	0: Conversion data are not new since the last data read
				1: Conversion data are new since the last data read
				Clock
1	CLOCK	R	xh	Indicates internal or external clock mode. The ADC automatically selects the clock mode.
				0: ADC clock is internal
				1: ADC clock is external
				Reset
0	RESET	R/W	1h	Indicates an ADC reset has occurred. Clear the bit to detect the next device reset.
				0: No reset
				1: Reset (default)

Copyright © 2019, Texas Instruments Incorporated




# 8.6.3 Mode 0 (MODE0) Register (address = 02h) [reset = 24h]

MODE0 is shown in Figure 51 and described in Table 26.

Return to Register Map Summary.

# Figure 51. MODE0 Register



### Table 26. MODE0 Register Field Descriptions

D:4		1		Paradiation
Bit	Field	Туре	Reset	Description
7:3	DR[4:0]	R/W	4h	Data Rate These bits select the data rate. 00000: 2.5 SPS 00001: 5 SPS 00010: 10 SPS 00011: 16.6 SPS 00100: 20 SPS (default) 00101: 50 SPS 00110: 60 SPS 00111: 100 SPS 00111: 100 SPS 01100: 400 SPS 01001: 1200 SPS 01010: 2400 SPS 01011: 4800 SPS 01101: 7200 SPS 01101: 14400 SPS 01111: 19200 SPS 01111: 25600 SPS
2:0	FILTER[2:0]	R/W	4h	Digital Filter (see the <i>Digital Filter</i> section) These bits select the digital filter mode. 000: Sinc1 001: Reserved 010: Sinc3 011: Sinc4 100: FIR (default) 101-111: Reserved

40

Product Folder Links: ADS125H01




# 8.6.4 Mode 1 (MODE1) Register (address = 03h) [reset = 01h]

MODE1 is shown in Figure 52 and described in Table 27.

Return to Register Map Summary.

### Figure 52. MODE1 Register



### Table 27. MODE1 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:5	RESERVED	R/W	0h	Reserved Always write 0
4	CONVRT	R/W	Oh	Conversion Mode Select the ADC conversion mode. See the Conversion Control section.  0: Continuous-conversion mode (default) 1: Pulse-conversion (one shot) mode
3:0	DELAY[3:0]	R/W	1h	Conversion Start Delay Program the time delay at the start of conversion. Values listed are with $f_{CLK} = 7.3718$ MHz. See the <i>Start-Conversion Delay</i> section.  0000: 0 $\mu$ s (not for 25600-SPS or 40000-SPS operation)  0001: 50 $\mu$ s (default)  0010: 59 $\mu$ s  0011: 67 $\mu$ s  0100: 85 $\mu$ s  0110: 119 $\mu$ s  0110: 189 $\mu$ s  1000: 605 $\mu$ s  1001: 1.16 ms  1010: 2.27 ms  1011: 4.49 ms  1100: 8.93 ms  1101: 17.8 ms

Copyright © 2019, Texas Instruments Incorporated




### 8.6.5 Reserved (RESERVED) Register (address = 04h) [reset = 00h]

RESERVED is shown in Figure 58 and described in Table 33.

Return to Register Map Summary.

#### Figure 53. RESERVED Register



# Table 28. RESERVED Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:0	RESERVED	EDVED B 0	00h	Reserved bits
7.0	RESERVES	IX		Always write 00h.

# 8.6.6 Mode 3 (MODE3) Register (address = 05h) [reset = 00h]

MODE3 is shown in Figure 54 and described in Table 29.

Return to Register Map Summary.

### Figure 54. MODE3 Register

7	6	5	4	3	2	1	0
RESERVED	STATENB	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

### Table 29. MODE3 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7	RESERVED	R/W	Oh	Reserved Always write 0h.
6	STATENB	R/W	Oh	STATUS0 Byte Enable Enable the STATUS0 byte contents for inclusion during conversion data read operation.  0: Exclude STATUS0 byte during conversion data read (default)  1: Include STATUS0 byte during conversion data read
5:0	RESERVED	R/W	0h	Reserved Always write 0h.




# 8.6.7 Reference Configuration (REF) Register (address = 06h) [reset = 05h]

REF is shown in Figure 55 and described in Table 30.

Return to Register Map Summary.

### Figure 55. REF Register



# Table 30. REF Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:4	RESERVED	R/W	0h	Reserved Always write 0h.
3:0	RMUX[3:0]	R/W	5h	Reference Input Multiplexer (see the Reference Voltage section) Select the ADC reference input. 0101: AVDD (default) 1010: External reference (REFP –REFN) All other code values are reserved.

Copyright © 2019, Texas Instruments Incorporated



# 8.6.8 Offset Calibration (OFCALx) Registers (address = 07h, 08h, 09h) [reset = 00h, 00h, 00h]

OFCALx is shown in Figure 56 and described in Table 31.

Return to Register Map Summary.

### Figure 56. OFCAL0, OFCAL1, OFCAL2 Registers

7	6	5	4	3	2	1	0
			OFC	[7:0]			
R/W-00h							
15	14	13	12	11	10	9	8
OFC[15:8]							
	R/W-00h						
23	22	21	20	19	18	17	16
OFC[23:16]							
	R/W-00h						

### Table 31. OFCAL0, OFCAL1, OFCAL2 Registers Field Description

Bit	Field	Туре	Reset	Description
23:0	OFC[23:0]	R/W	000000h	Offset Calibration  These three registers are the 24-bit offset calibration word. The offset calibration value is in two's-complement data format. The offset value is subtracted from the conversion result before the full-scale operation.

### 8.6.9 Full-Scale Calibration (FSCALx) Registers (address = 0Ah, 0Bh, 0Ch) [reset = 00h, 00h, 40h]

FSCALx is shown in Figure 57 and described in Table 32.

Return to Register Map Summary.

#### Figure 57. FSCAL0, FSCAL1, FSCAL2 Registers

7	6	5	4	3	2	1	0
			FSC	AL[7:0]			
R/W-00h							
15	14	13	12	11	10	9	8
	FSCAL[15:8]						
	R/W-00h						
23 22 21 20 19 18 17 16							
FSCAL[23:16]							
	R/W-40h						

### Table 32. FSCAL0, FSCAL1, FSCAL2 Registers Field Description

Bit	Field	Туре	Reset	Description
23:0	FSCAL[23:0]	R/W	400000h	Full-Scale Calibration  These three registers are the 24-bit full-scale calibration word. The full-scale calibration value is in straight binary data format. The full-scale value is divided by 400000h and multiplied with the conversion data. The scaling operation occurs after the offset calibration operation.




### 8.6.10 Reserved (RESERVED) Register (address = 0Dh) [reset = FFh]

RESERVED is shown in Figure 58 and described in Table 33.

Return to Register Map Summary.

#### Figure 58. RESERVED Register



#### **Table 33. RESERVED Register Field Descriptions**


Bit	Field	Туре	Reset	Description
7:0	RESERVED	R FFh	FFh	Reserved Bits
7.0 KESEKVED	REGERVED			Always write 0FFh.

### 8.6.11 Reserved (RESERVED) Register (address = 0Eh) [reset = 00h]

RESERVED is shown in Figure 58 and described in Table 33.

Return to Register Map Summary.

### Figure 59. RESERVED Register



### **Table 34. RESERVED Register Field Descriptions**


Bit	Field	Туре	Reset	Description
7:0	RESERVED	R 00h	Reserved Bits	
7.0 KESEKVED	REGERVED		0011	Always write 00h.

#### 8.6.12 Reserved (RESERVED) Register (address = 0Fh) [reset = 00h]

RESERVED is shown in Figure 58 and described in Table 33.

Return to Register Map Summary.

#### Figure 60. RESERVED Register



#### **Table 35. RESERVED Register Field Descriptions**

ı	Bit	Field	Туре	Reset	Description
-	7:0	RESERVED	R	00h	Reserved Bits Always write 00h.

Copyright © 2019, Texas Instruments Incorporated




# 8.6.13 MODE4 (MODE4) Register (address = 10h) [reset = 50h]

MODE4 is shown in Figure 61 and described in Table 36.

Return to Register Map Summary.

### Figure 61. MODE4 Register



#### **Table 36. MODE4 Register Field Descriptions**

D''	Pir Fill					
Bit	Field	Туре	Reset	Description		
7	RESERVED	R/W	0h	Reserved Always write 0h.		
6:4	MUX[2:0]	R/W	5h	Input Switch These bits set the input switch. 000: External AINP – AINN 101: Internal V <sub>CM</sub> : (HV_AVDD + HV_AVSS) / 2 (default) All other code values are reserved.		
3:0	GAIN[3:0]	R/W	0h	PGA Gain These bits set the PGA gain. 0000: 0.125 (default) 0001: 0.1875 0010: 0.25 0011: 0.5 0100: 1 0101: 2 0110: 4 0111: 8 1000: 16 1001: 32 1010: 64 1011: 128 1100-1111: Reserved		

46

Product Folder Links: ADS125H01




# 8.6.14 PGA Alarm (STATUS1) Register (address = 11h) [reset = xxh]

STATUS1 is shown in Figure 62 and described in Table 37.

Return to Register Map Summary.

### Figure 62. STATUS1 Register



### **Table 37. STATUS1 Register Field Descriptions**

Bit	Field	Туре	Reset	Description
7	PGA_ONL	R	xh	PGA Output Negative Low Alarm This bit is cleared on register read (clear-on-read). 0: No alarm 1: Alarm active
6	PGA_ONH	R	xh	PGA Output Negative High Alarm This bit is cleared on register read (clear-on-read). 0: No alarm 1: Alarm active
5	PGA_OPL	R	xh	PGA Output Positive Low Alarm This bit is cleared on register read (clear-on-read). 0: No alarm 1: Alarm active
4	PGA_OPH	R	xh	PGA Output Positive High Alarm This bit is cleared on register read (clear-on-read). 0: No alarm 1: Alarm active
3	PGA_INL	R	xh	PGA Input Negative Low Alarm This bit is cleared on register read (clear-on-read). 0: No alarm 1: Alarm active
2	PGA_INH	R	xh	PGA Input Negative High Alarm This bit is cleared on register read (clear-on-read). 0: No alarm 1: Alarm active
1	PGA_IPL	R	xh	PGA Input Positive Low Alarm This bit is cleared on register read (clear-on-read). 0: No alarm 1: Alarm active
0	PGA_IPH	R	xh	PGA Input Positive High Alarm This bit is cleared on register read (clear-on-read). 0: No alarm 1: Alarm active

Copyright © 2019, Texas Instruments Incorporated




# 8.6.15 Status 2 (STATUS2) Register (address = 12h) [reset = 0xh]

STATUS2 is shown in Figure 63 and described in Table 38.

Return to Register Map Summary.

### Figure 63. STATUS2 Register



### Table 38. STATUS2 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:5	RESERVED	R/W	0h	Reserved Always write 0h.
4	CRC2	R/W	0h	CRC2 Error  Indicates if a CRC error occurred during commands with use of CS2. The CRC error is latched until cleared by the user. Write 0 to clear the error.  0: No CRC error during commands with use of CS2  1: CRC error occurred during commands with use of CS2
3:0	REV_ID2[3:0]	R	x	Revision ID2 Revision ID 2 field. The revision ID1 and ID2 can change without notification.



# **Application and Implementation**

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 9.1 Application Information

#### 9.1.1 Example to Determine the PGA Linear Operating Range

Linear operation of the PGA requires that the absolute input voltage does not exceed the specified range. The following example shows how to verify the absolute input voltage is within the valid range. In this example, the input signal is ±10 V using a chosen 15% overrange capability. The negative input lead of the sensor is connected to AGND and AINN. The ADC gain is chosen at 0.1875 using a 2.5-V reference voltage and ±15-V power supplies with 5% voltage tolerance. The summary of conditions to verify PGA operating conformance are:

- $V_{(AINP\ MAX)} = 10 \ V \times 115\% = 11.5 \ V$
- $V_{(AINP\ MIN)} = -10 \text{ V} \times 115\% = -11.5 \text{ V}$
- $V_{(AINCOM)} = AGND$
- $HV_AVDD_{MIN} = 15 V \times 95\% = 14.25 V$
- $HV_AVSS_{MAX} = -15 \text{ V} \times 95\% = -14.25 \text{ V}$
- Gain = 0.1875
- $V_{REF} = 2.5 V$

The evaluation of Equation 2 (for gain < 1) results in:

-11.75 V < -11.5 V and 11.5 V < 11.75 V

The inequality is satisfied, and as a result, the absolute input voltage is within the PGA input range requirement.

#### 9.1.2 Input Signal Rate of Change (dV/dt)

High dV/dt signal conditions present at the ADC inputs can lead to transient turn-on of the PGA inverse-parallel clamp diodes (see Figure 28 for details). Turn-on of the clamp diodes can result in current flow through the analog inputs that can disturb the measurement channel. For example, a high dV/dt signal can be generated at the output of a signal multiplexer after changing channels. This can lead to a transient current flow through the inputs. Filter the ADC input voltage to limit the rate of voltage change.

#### 9.1.3 Unused Inputs and Outputs

### Digital I/O

ADC operation is possible using a subset of the digital I/Os However, tie any unused digital input high or low (DVDD or DGND, as appropriate). Do not float (tri-state) the digital input or unpredictable operation can result. The following is a summary of optional digital I/O:

- **CLKIN:** Tie CLKIN to DGND to operate the ADC using the internal oscillator. The internal oscillator stops operation if CLKIN is connected to DVDD, resulting in loss of ADC functionality. Connect CLKIN to an external clock source to operate with an external clock.
- START: Tie START low in order to control conversions entirely by command. Tie START high to free-run conversions (only when programmed to continuous-conversion mode). Connect START to the host controller to control conversions directly by the pin.
- RESET: Tie RESET high if desired. An external RC delayed-reset or a reset device connected to the RESET pin is not necessary because the ADC automatically resets at power on. The ADC can be reset by the RESET command. Connect the RESET pin to the host controller to reset the ADC by hardware.
- DRDY: The data-ready indicator is also provided by the DOUT/DRDY pin. CS1 must be low to use DOUT/DRDY to provide the data-ready function. Data-ready is also determined by polling the DRDY bit of the STATUS0 byte. Using these alternate methods, the connection of DRDY to the host controller is not necessary and the pin can be unconnected.



### 9.2 Typical Application

Figure 64 illustrates an example of the ADS125H01 used in a  $\pm 10$ -V analog input programmable logic controller (PLC) module. The ADC inputs are protected by external ESD diodes to provide system-level protection. A external 100-M $\Omega$  resistor is used to pull the positive analog input to 15 V if the field-wiring connection is open or the transmitter connected the ADC inputs has a failed open circuit.

The signal from the transmitter is filtered to remove EMI and RFI interference to enhance noise immunity. The resistor also serves to limit input current in the event of a DC overvoltage, including if the module loses power with the signal present. The negative input is connected to AINN, which is also connected to AGND. Connection to AGND is necessary if the sensor power supply is not referenced to the ADC ground.

The input configuration is single-ended with the input voltage driven to 0 V and -10 V relative to AINN (AGND).

The reference voltage is applied between the REFP and REFN pins. A 100-k $\Omega$  resistor biases the differential reference voltage to 0 V when either reference input is open circuit. With the resistor, a failed or missing reference voltage is detected by the internal monitor.

The internal oscillator is selected by grounding the CLKIN pin. The serial interface and digital control lines of the ADC connect to the host.

The zener diode clamps the high-voltage supply (HV\_AVDD – HV\_AVSS) to 40 V to provide overvoltage protection if an input signal is applied with module power off.




Figure 64. ±10-V Analog Input PLC Module

50



### Typical Application (continued)

#### 9.2.1 Design Requirements

Table 39 shows the design goals of the analog input PLC module. The ADC programmability allows various tradeoffs of sample rate, conversion noise, and conversion latency. Table 40 shows the design parameters of the analog input PLC module.

Table 39. Design Goals

DESIGN GOAL	VALUE
Accuracy	±0.1%
Temperature range (internal module)	0°C to +105°C
Update rate	50 μs
Effective resolution	18 bits

**Table 40. Design Parameters** 

DESIGN PARAMETER	VALUE
Nominal signal range	±10 V
Extended range	±12 V
Input impedance	100 ΜΩ
Overvoltage rating	±35 V

#### 9.2.2 Detailed Design Procedure

A key consideration in the design of an analog input module is the error over the ambient temperature range resulting from the drift of gain, offset, reference voltage, and linearity error. This example assumes the initial offset and gain (including reference voltage error) are user calibrated at TA = 25°C. Table 41 shows the maximum drift error of the ADC over the 0°C to +105°C temperature range.

**Table 41. Error Over Temperature** 

PARAMETER	ERROR (0°C to +105°C)
Offset drift error	0.00125%
Gain drift error	0.032%
Linearity error (over temperature)	0.001%
Reference drift error (REF5025IDGK external reference)	0.024%
Total drift error	0.05825%

As shown in Table 41, the total drift error is 0.058% when using the REF5025IDGK reference, which satisfies the 0.1% total error design goal.

The ADC gain is programmed to 0.1875. With a 2.5-V reference voltage, the ADC input range is ±2.5 V / 0.1875 = ±13.3 V. However, using ±15-V power supplies, the required headroom of the PGA limits the range to ±12.5 V (which excludes the tolerance of the ±15-V power supplies). The input range satisfies the extended range design target of ±12 V.

The 1-G $\Omega$  minimum input impedance of the ADC and the 100-M $\Omega$  external pullup resistor meets the input impedance goal of 100 M $\Omega$ . The input fault overvoltage requirement (35 V) is met by limiting the input current to the 10-mA maximum specification. The external 5-k $\Omega$  series input resistor limits the input current to 7 mA.

The data rate that meets the continuous-conversion, 50-µs acquisition period is 25600 SPS (39 µs actual). If a precise 50-us conversion period is desired, reduce the clock frequency to the ADC with an external clock source. The clock frequency that produces a precise 50-us conversion period is 5.76 MHz.

Referring to the data illustrated in Figure 6, the effective resolution is 18 bits at data rate = 25600 SPS and gain = 0.1875.

Copyright © 2019, Texas Instruments Incorporated



### 9.2.3 Application Curve

Figure 65 shows 100,000 consecutive conversions over a four-second interval with the ADC inputs shorted using the ADC configuration given in this example. 100,000 conversions demonstrate the consistency of the ADC conversion results over time. The conversion noise in this example is 107  $\mu V_{RMS}$ . Based on this measurement data, the equivalent effective resolution is 18 bits, which meets the design requirement.




Figure 65. Conversion Noise

2 Submit Documentation Feedback

Copyright © 2019, Texas Instruments Incorporated



### 10 Power Supply Recommendations

The ADC requires three analog power supplies (high-voltage supplies HV\_AVDD and HV\_AVSS, and a low-voltage supply AVDD) and a digital power supply (DVDD). The high-voltage analog power-supply configuration is either bipolar (±5 V to ±18 V) or unipolar (10 V to 36 V). The AVDD power supply is 5 V. The digital supply range is 2.7 V to 5.25 V. AVDD and DVDD can be tied together as long as the 5-V power supply is free from noise and glitches that can affect conversion results. An internal low-dropout regulator (LDO) powers the digital core from the DVDD power supply. DVDD sets the digital I/O voltage.

Voltage ripple produced by switch-mode power supplies can interfere with the ADC conversion accuracy. Use LDOs at the switching regulator output to reduce power-supply ripple.

#### 10.1 Power-Supply Decoupling

Good power-supply decoupling is important in order to achieve optimum performance. Power supplies must be decoupled close to the device supply pins. For the high-voltage analog supply (HV\_AVDD and HV\_AVSS), place a 1-µF capacitor between the pins and place 0.1-µF capacitors from each supply to the ground plane. Connect 0.1-µF and 1-µF capacitors in parallel at AVDD to the ground plane. Connect a 1-µF capacitor from DVDD to the ground plane. Connect a 1-µF capacitor from the BYPASS pin to the ground plane. Use multilayer ceramic chip capacitors (MLCCs) that offer low equivalent series resistance (ESR) and equivalent series inductance (ESL) characteristics for power-supply decoupling purposes.

### 10.2 Analog Power-Supply Clamp

Circumstances must be evaluated when an input signal is present when the ADC is unpowered. When the input signal exceeds the forward voltage of the internal ESD diodes, the diodes conduct resulting in backdrive of the analog power-supply voltage through the internal ESD diodes. Backdriving the ADC power supply can also occur when the power supply is on. If the power supply is not able to sink current during a backdrive condition, the power-supply voltage can rise and can ultimately exceed the breakdown rating of the ADC. The maximum supply voltage rating of the ADC must not be exceeded under any condition. One solution is to clamp the analog supply using a Zener diode placed across HV\_AVSS and HV\_AVDD.

#### 10.3 Power-Supply Sequencing

The power supplies can be sequenced in any order, but do not allow analog or digital voltage inputs to exceed the respective analog or digital power supplies without limiting the input current.

#### 10.4 5-V to ±15-V DC-DC Converter

Figure 66 illustrates a 5-V to ±15-V DC/DC converter for use with the ADS125H01. The DC/DC converter generates ±15-V supply voltages from a 5-V power supply. The SN6505B is a push-pull driver that drives the transformer primary from 5-V power. The typical switching frequency of the driver is 424 kHz, and when combined with the driver spread-spectrum clocking operation, reduces interference with the ADC as well as system-level EMI emissions. The secondary voltage of the 2:1 step-up transformer is half-wave rectified in a configuration that quadruples the 5-V primary voltage to generate output voltages of 20 V and –20 V. The rectified voltages are regulated by the TPS7A39 high-PSRR, dual positive and negative output regulator to provide the ±15-V supply voltages.



### 5-V to ±15-V DC-DC Converter (continued)




Figure 66. 5-V to ±15-V DC/DC Converter

### 11 Layout

### 11.1 Layout Guidelines

Good layout practices are crucial to realize the full performance of the ADC. Poor grounding can quickly degrade the ADC noise performance. This section discusses layout recommendations that help provide the best results.

For best performance, dedicate an entire PCB layer to a ground plane and do not route any other signal traces on this layer. However, depending on layout restrictions, a dedicated ground plane may not be practical. If ground plane separation is necessary, make a single, direct connection to the planes at the ADC. Do not connect individual ground planes at multiple locations because this configuration creates ground loops.

Route digital traces away from the CAPP and CAPN pins and away from all analog inputs and associated components in order to minimize interference.

Because large capacitance on DOUT/DRDY can lead to increased ADC noise levels, minimize the length of the PCB trace. Use a series resistor or a buffer if long traces are used.

Use C0G capacitors for the analog input filter and for the CAPP to CAPN capacitor. Use ceramic capacitors (for example, X7R grade) for the power-supply decoupling capacitors. High-K capacitors (Y5V) are not recommended. Place the required capacitors as close as possible to the device pins using short, direct traces. For optimum performance, use low-impedance connections with multiple vias on the ground-side connections of the bypass capacitors.

When applying an external clock, be sure the clock is free of overshoot and glitches. A source-termination resistor placed at the clock buffer often helps reduce overshoot. Glitches present on the clock input can lead to noisy conversion data.



www.ti.com

#### 11.2 Layout Example

Figure 67 shows an example layout of the ADS125H01, requiring a minimum of three PCB layers. The example circuit is shown with bipolar supply operation (±15 V). In this example, the inner layer is dedicated to the ground plane and the outer layers are used for signal and power traces. If a four-layer PCB is used, dedicate an additional inner layer for the power planes. In this example, the ADC is oriented in such a way to minimize crossover of the analog and digital signal traces.




Figure 67. PCB Layout Example



### 12 Device and Documentation Support

### 12.1 Documentation Support

#### 12.1.1 Related Documentation

For related documentation see the following:

- Texas Instruments, ADS125H02 Example C Code software
- Texas Instruments, ADS125H02 Design Calculator software
- Texas Instruments, REF50xx Low-Noise, Very Low Drift, Precision Voltage Reference data sheet
- Texas Instruments, SN6505x Low-Noise 1-A Transformer Drivers for Isolated Power Supplies data sheet
- Texas Instruments, TPS7A39 Dual, 150-mA, Wide VIN Positive and Negative LDO Voltage Regulator data

### 12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on Alert me to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.4 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### **Electrostatic Discharge Caution**



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

### 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.




# **RHB0032E**



# **PACKAGE OUTLINE**

# VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.






### **EXAMPLE BOARD LAYOUT**

# **RHB0032E**

# VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.






### **EXAMPLE STENCIL DESIGN**

# **RHB0032E**

# VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





### PACKAGE OPTION ADDENDUM

24-May-2019

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
ADS125H01IRHBR	PREVIEW	VQFN	RHB	32	3000	TBD	Call TI	Call TI	-40 to 125		
ADS125H01IRHBT	PREVIEW	VQFN	RHB	32	250	TBD	Call TI	Call TI	-40 to 125		

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.


- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

5 x 5, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4224745/A



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated